This is an Accepted Manuscript version of the following article, accepted for publication in:
M. Mazuela, I. Baraia, A. Sanchez-Ruiz, I. Echeverria, I. Torre and I. Atutxa, "DC-Link Voltage Balancing Strategy Based on SVM and Reactive Power Exchange for a 5LMPC Back-to-Back Converter for Medium-Voltage Drives," in IEEE Transactions on Industrial Electronics, vol. 63, no. 12, pp. 7864-7875, Dec. 2016.

DOI: https://doi.org/10.1109/TIE.2016.2580128
© 2016 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.

# DC-link Voltage Balancing Strategy Based on SVM and Reactive Power Exchange for a 5L-MPC Back-to-Back Converter for Medium Voltage Drives 

Mikel Mazuela, Member, IEEE, Igor Baraia, Alain Sanchez-Ruiz, Member, IEEE, Ivan Echeverria, Iñigo Torre and Iñigo Atutxa


#### Abstract

The reduced capability of multilevel converters with more than one intermediate node to balance the DC-link capacitors voltage, as well as the lack of standard modulation methods to improve their balancing performance, make these converter topologies unattractive for real power applications. This is especially true when the load demands active power. One of these topologies is the 5L-MPC (Five Level-Multi Point Clamped) converter. The Back-to-Back (B2B) configuration of two 5L-MPC converters and the use of a Space Vector Modulation (SVM) that exploits the voltage balancing capability of the redundant switching vectors extend the operation conditions range in which a proper voltage balance can be achieved. However, if practical modulation restrictions are considered (limitation of voltage steps, dead times, switching losses, etc.) the voltage balance cannot be achieved for all operation conditions. In this paper, a SVM which takes into account practical restrictions is proposed. In order to guarantee the voltage balance at any operation condition, the grid side rectifier exchanges reactive power with the grid side LCL filter. Thus, the voltage balance of the DC-link is guaranteed while a unity grid side power factor is achieved. The proposed modulation scheme and voltage balancing strategy is experimentally validated in a 6.6 kV-1.5 MW 5L-MPC B2B converter.


Index Terms-AC Drives, Back-to-Back (B2B), LCL Filter, Medium Voltage (MV), Multilevel converter, Multi Point Clamped (MPC), Neutral Point Clamped (NPC), Space Vector Modulation (SVM), Voltage Source Converter (VSC).

[^0]
## I. INTRODUCTION

$P^{o}$OWER electronic converters play an important role in Medium Voltage (MV) drive applications [1-9]. The development of power semiconductors [1-2] along with the advent of new multilevel converter topologies and modulation techniques [3-9] have contributed to extend the voltage and current capability of Voltage Source Converters (VSC) on those applications.

Although several new converter topologies have been presented in the last three decades, the Three Level-Neutral Point Clamped converter (3L-NPC) [4] is still one of the most popular converter topologies for MV drive applications. This converter requires the series connection of semiconductors or a step-up transformer in order to operate at voltage levels above 4.16 kV . The use of topologies with more voltage levels improves the output voltage quality and makes possible the transformerless operation at Medium Voltage levels (up to 6.6 kV ) using standard semiconductors [3-8].

In this way, the Five Level-Neutral Point Clamped (5L-NPC) converter [10-16], provides real benefits compared with the $3 \mathrm{~L}-\mathrm{NPC}$ converter. The series connection of three clamping diodes and the DC-link voltage balance are the main drawbacks of this topology. The number of required semiconductors and the number of series connected devices can be reduced if a Five Level-Multi Point Clamped (5L-MPC) converter is used instead [17], Fig. 1.

The DC-link of the Five Level-Multi Point Clamped (5L-MPC) converter comprises four series-connected capacitors. The five different output voltage levels ( $V_{D C} / 2$, $\left.V_{D C} / 4,0 \mathrm{~V},-V_{D C} / 4,-V_{D C} / 2\right)$ are synthesized connecting the output terminal to the different nodes $(\mathrm{P}, \rho, \mathrm{O}, \eta, \mathrm{N})$ of the DC-link. If a Diode Front End (DFE) is used with a 5L-MPC inverter, the voltage balance of the DC-link capacitors can only be guaranteed at certain operation conditions. Generally speaking, if the inverter operates with a unity power factor, the average node currents are non-zero, Fig. 2(a). This leads to a voltage unbalance of the DC-link capacitors if the modulation index is higher than 0.55 [10-12, 18]. On the contrary, the average node currents tend to be zero if the inverter operates with low power factors, Fig. 2(b). Thus the balanced operation


Fig. 1. 5L-MPC B2B Scheme with LCL filter (with RL damping circuit).
is possible for any modulation index if only reactive power is managed by the inverter.


Fig. 2. Current flowing through DC-link nodes depending on the instantaneous phase voltage ( $V_{p h-0}$ ) and current ( $i_{p h}$ ). (a) Pure active power operation ( $\phi=0 \circ$ ). (b) Pure reactive power operation ( $\phi=-90{ }^{\circ}$ ).

The capacitors voltage unbalance problem has been widely analyzed for DFE-connected $n$-Level MPC inverters ( $n>3$ ), [10-12, 18]. An ideal balanced operation area can be defined in terms of modulation index ( $m_{a}[0 \ldots 1]$ ) and load voltage-tocurrent phase shift ( $\phi$ ) for infinite level MPC converter connected to a DFE rectifier, Fig. 3.


Fig. 3. Theoretical balanced operation area for $\infty$ L-MPC and 5L-MPC.
The Back-to-Back (B2B) operation of two 5L-MPC converters with a Space Vector Modulation (SVM) that exploits the balancing effect of the redundant switching vectors results in a notable improvement of the voltage balancing capability of the converter, [12-13]. However, if the active rectifier and the inverter operate with power factors and modulation indices
close to unity, the voltage balance of the DC-link capacitors cannot be guaranteed, [13].

Several voltage balancing methods have been proposed to extend the voltage balancing capability of the converter [10-16]. In [12], an SVM that coordinates the modulation of the Active Front End (AFE) and the inverter of a B2B is proposed. Nevertheless, the coordinated modulation implies a dramatic increase of the computational cost, highly unlikely to be assumable in real application. [14-15] present similar novel modulation schemes that guarantee the voltage balance at any operation condition. However, both methods allow multiple voltage steps per phase, which result in high voltage-derivatives at the output terminals and lead to the series operation of the power devices. In [16] additional power circuitry is used to achieve a proper voltage balance. Despite of the promising results, the use of additional components reduces the reliability and increases the cost and volume of the converter.
In consequence, it can be said that the lack of standard solutions for the DC-link voltage balancing problem makes difficult the use of this converter in real power applications.

This paper proposes a SVM modulation for the 5L-MPC converter which considers real restrictions such as computational cost, dead times, power losses, number of simultaneous voltage level steps per arm, minimum conduction times for semiconductors, etc. The voltage balancing capability of the proposed modulation scheme is analyzed, which guarantees a wide balanced operation range in B2B configuration, however, there are some operation conditions in which the voltage balance is not achieved. In order to guarantee the voltage balance at any operation condition, a voltage balancing strategy is proposed in which reactive power is exchanged between the AFE and the grid side LCL filter. Thus, the voltage balance of the DC-link is guaranteed while a unity grid side power factor is achieved.
The proposed voltage balancing strategy has been experimentally tested in a real scale prototype ( $6.6 \mathrm{kV}-1.5 \mathrm{MW}$ ).

## II. Proposed Space Vector Modulation

## A. Switching States of the 5L-MPC Converter

As shown in Fig. 1, the DC-link of the 5L-MPC converter consists in four series-connected capacitors charged to $V_{D C} / 4$. Each phase of the 5L-MPC converter can connect its output terminals to any node of the DC-link ( $\mathrm{P}, \rho, \mathrm{O}, \eta, \mathrm{N}$ ) and in consequence, five different voltage levels per phase can be synthesized ( $V_{D C} / 2, V_{D C} / 4,0 \mathrm{~V},-V_{D C} / 4,-V_{D C} / 2$ ). Table I summarizes the different switching states and the synthesized output voltages.

Table I
Switching States of 5L-MPC Converter

| $\boldsymbol{V}_{\text {ph-O }}$ | $\mathbf{T}_{\mathbf{1}}$ | $\mathbf{T}_{\mathbf{2}}$ | $\mathbf{T}_{\mathbf{3}}$ | $\mathbf{T}_{\mathbf{4}}$ | $\mathbf{T}_{\mathbf{5}}$ | $\mathbf{T}_{\mathbf{6}}$ | $\mathbf{T}_{7}$ | $\mathbf{T}_{\mathbf{8}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\boldsymbol{V}_{\boldsymbol{D C}} / \mathbf{2}$ | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| $\boldsymbol{V}_{\boldsymbol{D C}} / \mathbf{4}$ | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 |
| $\mathbf{0} \mathbf{V}$ | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 |
| $\mathbf{-} \boldsymbol{V}_{\boldsymbol{V}} / \mathbf{4}$ | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 |
| $-\boldsymbol{V}_{\boldsymbol{D C}} / \mathbf{2}$ | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 |

## B. Description of the Proposed SVM

The proposed modulation scheme respects the constraints imposed by the semiconductors (dead times, power losses, minimum conduction times) and by the converter (number of simultaneous voltage levels steps per arm, computational cost). In consequence, this modulation scheme can be applied in real power applications.

A 5L-MPC converter can synthesize $5^{3}=125$ different voltage vectors, Fig. 4, which are geometrically distributed in 61 positions. The vectors located in a same position synthesize the same line-to-line voltage but have different effect on the node currents. Those vectors are redundant vectors and their proper selection allows the voltage balance of the DC-link capacitors in a wide operation range.

The reference output voltage vector can be represented by

$$
\begin{equation*}
\vec{V}_{R E F}=\vec{V}_{a-O, R E F} \cdot \vec{a}^{0}+\vec{V}_{b-O, R E F} \cdot \vec{a}^{1}+\vec{V}_{c-O, R E F} \cdot \vec{a}^{2} \tag{1}
\end{equation*}
$$

where $\vec{a}=\mathrm{e}^{\mathrm{j} 2 \pi / 3}$ and $\{\mathrm{abc}\} \equiv\{\operatorname{RST}$, UVW $\},[12,19]$.


Fig. 4. Five level Space Vector (SV) map.

At a given time interval, the reference voltage vector is placed in a given region, i.e., each triangular area in which is divided the Space Vector (SV) map. This voltage is synthesized combining the nearest switching vectors during a modulation period ( $T_{\text {mod }}$ ), that is, vectors from the three vertices of that region [12, 19], by

$$
\begin{gather*}
\vec{V}_{R E F}=\vec{v}_{X} \cdot d_{X}+\vec{v}_{Y} \cdot d_{Y}+\vec{v}_{O} \cdot d_{O}  \tag{2a}\\
d_{X}+d_{Y}+d_{O}=1 \tag{2b}
\end{gather*}
$$

The duty cycles ( $d_{X}, d_{Y}, d_{O}$ ) of the applied switching vectors ( $\vec{v}_{X}, \vec{v}_{Y}, \vec{v}_{O}$ ) depend on the projection of the reference voltage vector to each axe of the region, Fig. 5(a).

Each modulation period, a four vector sequence is applied to synthesize the reference voltage vector [12,19],

$$
\begin{gather*}
\vec{V}_{R E F}=\vec{v}_{1} \cdot d_{v_{1}}+\vec{v}_{2} \cdot d_{v_{2}}+\vec{v}_{3} \cdot d_{v_{3}}+\vec{v}_{4} \cdot d_{v_{4}},  \tag{3a}\\
 \tag{3b}\\
d_{v_{1}}+d_{v_{2}}+d_{v_{3}}+d_{v_{4}}=1,
\end{gather*}
$$

where the first $\left(\vec{v}_{1}\right)$ and the fourth $\left(\vec{v}_{4}\right)$ vectors are redundant vectors (located in the same vertex of the region) and the other two vectors $\left(\vec{v}_{2}, \vec{v}_{3}\right)$ are located in the other two vertices of the region, Fig. 5(b). The only considered vector sequences are the ones that change just one voltage level from an applied switching vector to its consecutive switching vector, Fig. 5(b), in order to reduce the commutations and therefore to minimize the switching losses. In addition, the IGBT should not be switched off before it is fully saturated, in order to avoid too high switch off speeds and in consequence too high overvoltages [20]. Hence, only sequences that apply their vectors for a minimum time interval are considered. Only the vector sequences in which the duty-cycles of the first $\left(d_{v_{1}}\right)$ and fourth $\left(d_{v_{4}}\right)$ vectors satisfy

$$
\begin{equation*}
\left.d_{v_{k}}\right|_{k=\{1,4\}} \geq d_{v_{14}, \min }=\frac{t_{D T}+t_{\text {on, min }}}{T_{\text {mod }}} \tag{4}
\end{equation*}
$$

guarantee the minimum conduction $\left(t_{o n, \text { min }}\right)$ and dead times $\left(t_{D T}\right)$ of the semiconductors.


Fig. 5. Four vector sequence construction. (a) Nearest Three Vectors duty-cycle distribution. (b) Four vector sequence.

Furthermore, in order to limit the switching losses, the transitions between applied switching sequences are limited. Depending on the last applied vector sequence, the considered sequences are the ones that cause less switching and consequently less losses.

## C. DC-link Voltage Balancing Strategy

Once the applicable vector sequences have been identified, the applied vector sequence is the one that improves the most the voltage balance of the DC-link capacitors. Depending on the time distribution $(\delta)$ between the first and fourth redundant voltage vectors

$$
\left\{\begin{array}{l}
d_{v_{I}}=\frac{(1+\delta)}{2} \cdot\left(d_{v_{I}}+d_{v_{4}}\right)  \tag{5}\\
d_{v_{4}}=\frac{(1-\delta)}{2} \cdot\left(d_{v_{1}}+d_{v_{4}}\right)^{\prime}
\end{array}\right.
$$

the influence of a vector sequence on the average intermediate node current can be controlled,

$$
\begin{equation*}
i_{\gamma, a v e}(\delta)=\sum i_{v_{j, \gamma}} \cdot d_{v_{j}} \tag{6}
\end{equation*}
$$

Note: $i_{\nu_{j, y}}$ refers to the effect of the $\mathrm{j}^{\text {th }}$ vector in the $\gamma$ node current $(\gamma \equiv\{\rho, \mathrm{O}, \eta\})$ and $d_{v j}$ refers to the duty cycle of $\mathrm{j}^{\text {th }}$ vector of the vector sequence.

A nonzero average node current during a modulation period ( $T_{\text {mod }}$ ) contributes to change the voltage difference between its two adjacent capacitors, that is, the node voltage error,

$$
\begin{equation*}
\varepsilon_{\gamma}=V_{C_{\gamma}}-V_{C_{\gamma+1}} . \tag{7}
\end{equation*}
$$

The voltage error of the $\gamma$-node depends on the currents through all the intermediate nodes and the DC-link capacitors,

$$
\left[\begin{array}{l}
\varepsilon_{\rho, \text { end }}(\delta)  \tag{8}\\
\varepsilon_{O, \text { end }}(\delta) \\
\varepsilon_{\eta, \text { end }}(\delta)
\end{array}\right]=\left[\begin{array}{l}
\varepsilon_{\rho, \text { ini }}(\delta) \\
\varepsilon_{O, \text { ini }}(\delta) \\
\eta_{\eta, \text { ini }}(\delta)
\end{array}\right]+T_{\text {mod }}[M C\}\left[\begin{array}{l}
i_{\text {p,ave }}(\delta) \\
i_{\text {O,ave }}(\delta) \\
\eta_{\text {,ave }}(\delta)
\end{array}\right],
$$

Note: $\varepsilon_{\gamma, \text { ini }}$ and $\varepsilon_{\gamma, \text { end }}$ refer to the voltage error of the $\gamma$ node at the beginning and at the end of the modulation period respectively.
where
$[M C]=$
$\frac{1}{C_{1234}}\left[\begin{array}{ccc}-\frac{C_{4}}{C_{3}}-\frac{C_{123}}{C_{4}} & \frac{C_{12}}{C_{3}}-\frac{C_{12}}{C_{4}} & \frac{C_{1}}{C_{3}}-\frac{C_{1}}{C_{4}} \\ -\frac{C_{4}}{C_{2}}+\frac{C_{4}}{C_{3}} & -\frac{C_{34}}{C_{2}}-\frac{C_{12}}{C_{3}} & \frac{C_{1}}{C_{2}}-\frac{C_{1}}{C_{3}} \\ -\frac{C_{4}}{C_{1}}+\frac{C_{4}}{C_{2}} & -\frac{C_{34}}{C_{1}}+\frac{C_{34}}{C_{2}} & -\frac{C_{234}}{C_{1}}-\frac{C_{1}}{C_{2}}\end{array}\right]$.
Note: $C_{1234}=C_{1}+C_{2}+C_{3}+C_{4} ; C_{123}=C_{1}+C_{2}+C_{3} ; C_{234}=C_{2}+C_{3}+C_{4} ; C_{12}=C_{1}+C_{2}$;
$C_{34}=C_{3}+C_{4}$
If the DC-link capacitors are equal $\left(C_{1}=C_{2}=C_{3}=C_{4}\right)$, the voltage error of each node depends only on its node current.

The optimum time distribution ( $\delta_{o p t}$ ) for the redundant vectors is calculated to minimize the total quadratic error of the three DC-link capacitor nodes from

$$
\begin{equation*}
\varepsilon_{\text {total }}(\delta)=\left[\varepsilon_{\rho, \text { end }}(\delta)\right]^{2}+\left[\varepsilon_{O, \text { end }}(\delta)\right]^{2}+\left[\varepsilon_{\eta, \text { end }}(\delta)\right]^{2} \tag{10}
\end{equation*}
$$

If the optimum time distribution $\left(\delta_{o p t}\right)$ cannot guarantee minimum conduction times, a minimum duty cycle must be applied to achieve the proper operation of the semiconductors,

$$
\begin{gather*}
\delta_{\text {real }}= \begin{cases}-\delta_{\text {lim }} & \delta_{\text {opt }} \leq-\delta_{\text {lim }} \\
\delta_{\text {opt }} & -\delta_{\text {lim }}<\delta_{\text {opt }}<\delta_{\text {lim }}, \\
\delta_{\text {lim }} & \delta_{\text {opt }} \geq \delta_{\text {lim }}\end{cases}  \tag{11a}\\
\delta_{\text {lim }}=1-\frac{2 \cdot d_{v_{l 4}, \text { min }}}{d_{v_{l}}+d_{v_{4}}}=1-\frac{2}{d_{v_{l}}+d_{v_{4}}} \cdot \frac{t_{D T}+t_{\text {on, min }}}{T_{\text {mod }}} . \tag{11b}
\end{gather*}
$$

Once the time distribution $\left(\delta_{\text {real }}\right)$ is calculated for each applicable four vector sequence, the vector sequence that minimizes the total quadratic error ( $\left.\varepsilon_{\text {total }}\right)$ is applied.

This modulation strategy is applied independently in the inverter and the AFE of the 5L-MPC B2B converter. The coordinate optimum vector sequence selection [12] results in a poor benefit in terms of voltage balancing capability while it increases dramatically the computational cost.

## III. Analysis of the Voltage Balancing Capability

The behavior of the 5L-MPC B2B converter (Fig. 1) with the proposed SVM has been analyzed in simulation. The AFE is connected to an ideal 6.6 kV grid by means of an inductive filter (the grid side LCL filter has not been considered in this first analysis). The inverter is connected to a controlled current source which models the behavior of the load.


Fig. 6. Currents through DC-link intermediate nodes and DC-link capacitors voltage for $m_{a 1, A F E}=0.85, \quad \cos \phi_{1, A F E}=1, \quad m_{a 1, I N V}=0.80$, $\cos \phi_{1, I N V}=1, i_{I N V, r m s, 1}=133 \mathrm{~A}, V_{D C}=11 \mathrm{kV}$. (a) $-i_{\rho, A F E}$. (b) $i_{\rho, I N V}$. (c) $-i_{O, A F E}$. (d) $i_{0, I N v}$. (e) $-i_{\eta, A F E}$. (f) $i_{\eta, I N v .}$ (g) DC-link capacitors voltage: $V_{C 1}, V_{C 2}, V_{C 3}$, $V_{C 4}$.

Fig. 6 shows the intermediate node currents synthesized by the AFE and the inverter operating with $m_{a l, A F E}=0.85$ and
$m_{a l, I N V}=0.80$ respectively at unity power factor in both converters. According to the Fig. 2(a), in these conditions, the standalone operation of the AFE or the inverter leads to voltage unbalance. The current synthesizable by the inverter in the $\rho$ node is always positive (Fig. 6(b)), while the current synthesizable in the $\eta$ node is always negative (Fig. 6(f)). However, in the B2B configuration, the proposed SVM equalizes the average node currents synthesized by the AFE and the inverter making possible to keep the voltage balance of the DC-link capacitors.


Fig. 7. Currents through DC-link intermediate nodes and DC-link capacitors voltage for $m_{a 2, A F E}=0.75, \quad \cos \phi_{2, A F E}=1 \quad m_{a 2, I N V}=0.95$, $\cos \phi_{2, I N V}=1, i_{I N V, r m s, i}=133 \mathrm{~A}, V_{D C}=11 \mathrm{kV}$. (a) $-i_{\rho, A F E}$. (b) $i_{\rho, I N V}$. (c) $-i_{O, A F E}$. (d) $i_{0, I N v}$. (e) $-i_{\eta, A F E}$. (f) $i_{\eta, I N V}$ (g) DC-link capacitors voltage: $V_{C 1}, V_{C 2}, V_{C 3}$, $V_{C 4}$.

In contrast, as the difference between modulation indices of both converters becomes larger ( $m_{a 2, A F E}=0.75, m_{a 2, I N V}=0.95$ ) the synthesizable intermediate node currents by each converter become notoriously different. In this case, the average node currents synthesized by the inverter cannot be compensated by the average node currents synthesized by the AFE, Fig. 7. Thus, the DC-link voltage balance is not possible.

The voltage balancing capability of the proposed modulation has been analyzed in simulation in a wide range of operation conditions, Fig. 8. The green shaded area represents the balanced operation conditions and the red shaded area represents the unbalanced operation conditions. The results show that the voltage balance of the DC-link capacitors cannot be achieved if the inverter operates at high modulation indices and power factors. It can also be concluded that higher modulation indices for the AFE lead to wider unbalanced operation areas. This is especially true as the modulation indices of both converters differ more.


Fig. 8. Voltage balancing capability with the proposed SVM scheme for 5L-MPC B2B converter with $\cos \phi_{A F E}=1$. (a) $m_{a, A F E}=0.76$. (b) $m_{a, A F E}=0.80$. (c) $m_{a, A F E}=0.82$. (d) $m_{a, A F E}=0.84$. (e) $m_{a, A F E}=0.86$. (f) $m_{a, A F E}=0.88$. (g) $m_{a, A F E}=0.90$. (h) $m_{a, A F E}=0.935$.

## IV. Reactive Power Exchange-based Voltage BaLANCING CAPABILITY IMPROVEMENT

## A. Effect of the Reactive Power Managed by the AFE on the Voltage Balance

As demonstrated in previous sections, the power factors of the AFE and the inverter have a big influence on the voltage balancing capability.

When the AFE and the inverter operate with different modulation indices and unity power factors, the voltage balance cannot be achieved, as demonstrated in Fig. 7 ( $m_{a, 2 A F E}=0.75$, $\cos \phi_{2, A F E}=1$ and $\left.m_{a 2, I N V}=0.95, \cos \phi_{2, I N V}=1\right)$.
In general, the modulation index and the power factor of the inverter are imposed by the load. So, these parameters cannot be freely controlled.

The modulation index and the power factor of the AFE depend on the grid voltage, the used filter and the desired grid side power factor. Generally, a unity grid side power factor is desired. During the design process of the filter, the amount of capacitive reactive power managed by the filter can be defined. In consequence, the AFE must manage inductive reactive power in order to guarantee a unity grid side power factor. Thus, the voltage balancing capability of the AFE is improved.

In order to demonstrate this idea, Fig. 9 shows the operation of the AFE and the inverter with different modulation indices $\left(m_{a 3, A F E(\text { ini })}=m_{a 2, A F E}=0.75\right.$ and $\left.m_{a 3, I N V}=m_{a 2, I N V}=0.95\right)$. While the inverter operates at unity power factor, the AFE converges to a non-unity power factor $\left(\cos \phi_{3, A F E(\text { end })}=0.8\right)$. As it can be observed, under this operation condition, the voltage balance can be achieved.

As shown by Fig. 9(g), the operation of the AFE with reactive power leads also to a reduction of the modulation index of the AFE (from $m_{a, A F E(i n i)}=0.75$ to $m_{a, A F E(\text { end })}=0.67$ ). According to Fig. 8, the reduction of the modulation index contributes to an improvement of the voltage balancing capability of the converter.
The colored areas shown in Fig. 10 depict the reactive power required by the AFE to achieve a proper voltage balance at different operation conditions.

It can be observed that as far as the modulation indices and the power factor of the inverter increase, the reactive power
required by the AFE becomes larger. This is especially true when the inverter operates at unity power factor.


Fig. 9. Currents through DC-link intermediate nodes, modulation indices evolution and DC-link capacitors voltage for $m_{a 3, A F E}=0.75$, $\cos \phi_{3, A F E}=0.8, \quad m_{a 3, I N V}=0.95, \quad \cos \phi_{3, I N V}=1, \quad i_{\text {INV }, \text { rms }, 1}=133 \mathrm{~A}$, $V_{D C}=11 \mathrm{kV}$. (a) $-i_{O, A F E}$. (b) $i_{\rho, I N V}$. (c) $-i_{O, A F E}$. (d) $i_{O, I N V}$. (e) $-i_{\eta, A F E}$. (f) $i_{\eta, I N V}$. (g) Modulation indices: $m_{a, A F E}, m_{a, I N v}$ (h) DC-link capacitors voltage: $V_{C 1}$, $V_{C 2}, V_{C 3}, V_{C 4}$.

As the required amount of reactive power has been estimated, the grid side LCL filter can be designed to provide the reactive power required by the AFE in the worst-case scenario. Thus, the grid side power factor can be kept close to the unity.


Fig. 10. Required minimum reactive power for guaranteeing voltage balance of the DC-link capacitors considering $i_{N V, r m s, 1}=133 \mathrm{~A}$ and $V_{D C}=11 \mathrm{kV} . \quad$ (a) $m_{a, A F E}=0.76 . \quad$ (b) $m_{a, A F E}=0.80$. $\quad$ (c) $m_{a, A F E}=0.82$. (d) $m_{a, A F E}=0.84$. (e) $m_{a, A F E}=0.86$. (f) $m_{a, A F E}=0.88$. (g) $m_{a, A F E}=0.90$. (h) $m_{a, A F E}=0.935$.

Due to the current and thermal limits of the power semiconductors, the operation with high amount of reactive power may limit the active power transferred to the DC-link. In order to avoid these operation conditions, the permitted operation range of the inverter is delimited below $m_{a, I N V} \leq 0.88$ modulation index and $\cos \phi_{I N V} \leq 0.90$ power factor. Thus, the AFE can operate with the required amount of reactive power without reducing the power transfer capability.

## B. Description of the LCL Filter and IEEE519 Standard

In order to satisfy the current harmonic content limits defined by the IEEE519 standard [21], a LCL filter is connected to the grid side AFE converter, Fig. 1, since it provides a good attenuation at frequencies above its resonance frequency $\left(f_{\text {res }}\right)$. In addition, the filter includes a RL damping circuit, in which the damping resistor $R_{d}$ attenuates the filter gain at resonance frequency whereas the damping inductance $L_{d}$ reduces the power losses in the damping resistor, [22-24].

Moreover, as concluded in the previous chapter, in this work the filter is also designed to provide reactive power to the AFE in order to guarantee the proper DC-link voltage balance at a unity grid power factor.

As the AFE is controlled by means of the proposed SVM, its output voltage contains harmonics (whose first-carrier-band appears around semiconductors switching frequency, $f_{s w}$ ) that accordingly generates current harmonics.

Table II
CURRENT DISTORTION LIMITS FOR GENERAL DISTRIBUTION SYSTEMS (120 V THROUGH 69000 V ), [21]

| Maximum Harmonic Current Distortion <br> In Percent of $\mathrm{I}_{\mathrm{L}}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Individual Harmonic Order (Odd Harmonics) |  |  |  |  |  |  |
| $r_{s}=I_{s c} / I_{L}$ | $h<11$ | $11 \leq h<17$ | $17 \leq h<23$ | $\mathbf{2 3} \leq h<35$ | 35 $\leq \boldsymbol{h}$ | TDD |
| $<20 *$ | 4.0 | 2.0 | 1.5 | 0.6 | 0.3 | 5.0 |
| 20<50 | 7.0 | 3.5 | 2.5 | 1.0 | 0.5 | 8.0 |
| 50<100 | 10.0 | 4.5 | 4.0 | 1.5 | 0.7 | 12.0 |
| $100<1000$ | 12.0 | 5.5 | 5.0 | 2.0 | 1.0 | 15.0 |
| $>1000$ | 15.0 | 7.0 | 6.0 | 2.5 | 1.4 | 20.0 |

Even harmonics are limited to $25 \%$ of the odd harmonic limits above.
Current distortions that result in a dc offset, e.g., half-wave converters, are not allowed.
*All power generation equipment is limited to these values of current distortion, regardless of actual $I_{s d} / I_{L}$.
where
$I_{s c}=$ maximum short-circuit current at PCC
$I_{L} \quad=$ maximum demand load current (fundamental frequency component) at PCC
$T D D=$ total root-sum-square harmonic current distortion, in percent of the maximum demand load current ( 15 or 30 min demand)
$\underline{\text { PCC }}=$ Point of common coupling
The IEEE519 standard defines the maximum allowable grid current harmonic content and harmonic distortion for different grid types. Different grid types are defined by their short-circuit strength $\left(r_{s}\right)$, i.e., the ratio between the grid short-circuit power $\left(S_{s c}\right)$ and the rated power of the system that is being connected to it $\left(S_{L}\right)$,

$$
\begin{equation*}
r_{s}=\frac{S_{s c}}{S_{L}} \equiv \frac{I_{s c}}{I_{L}} \tag{12}
\end{equation*}
$$

Basically, the stronger the grid is (higher $r_{s}$ ratio), the more difficult is to disturb it, and therefore, the more harmonic content is allowed in the common connection point (PCC), Table II.

As shown in Fig. 1, the grid model comprises an ideal voltage source and an equivalent grid inductance ( $L_{s c, g r i d}$ ). The smaller this inductance is, the stronger the grid is; therefore, it is more difficult to disturb it. The equivalent $L_{s c, g r i d}$ inductance is connected in series with the grid side inductance $L_{g}$ of the LCL filter. The addition of both inductances can be renamed as $L_{G, e q}$,

$$
\begin{equation*}
L_{G, e q}=L_{s c, g r i d}\left(r_{s}\right)+L_{g} \tag{13}
\end{equation*}
$$

## C. LCL Filter Design for Reactive Power Exchange

The converter side inductance ( $L_{f}=15 \mathrm{mH}$ ) is dimensioned to limit the ripple of the converter side current (typically set below $15-20 \%$ of the rated current [22-24]) by

$$
\begin{equation*}
\Delta i_{A F E, p p, \max } \approx \frac{1}{24} \cdot \frac{V_{D C}}{L_{f} \cdot f_{s w}} \tag{14}
\end{equation*}
$$

According to the literature, the capacitor of the LCL filter $\left(C_{f}\right)$ is typically designed to manage an amount of reactive power about $2-5 \%$ of the rated power of the converter, [24]. This design criterion is not enough to satisfy the reactive power requirement of the converter, Fig. 10. In consequence, the voltages of the DC-link capacitors cannot be balanced operating with a unity grid side power factor. For this reason, in this application the filter capacitor has been dimensioned to provide the reactive power ( $Q_{A F E}$ ) required by the AFE, Fig. 10. Thus, the filter capacitor can be calculated as

$$
\begin{equation*}
C_{f} \approx \max \left[\frac{Q_{A F E}\left(m_{a, A F E}, m_{a, I N V}, \cos \phi_{I N V}\right)}{\left(V_{g r i d, l, r m s, l}\right)^{2} \cdot 2 \pi \cdot f_{o, g r i d}}\right] \tag{15}
\end{equation*}
$$

If the filter capacitor provides a large amount of reactive power in order to guarantee the voltage balance at any operation condition, the capability of the AFE to transfer active power to the DC-link is reduced due to the thermal limitation of the semiconductors.


Fig. 11. Balanced DC-link operation area at unity grid power factor (green shaded) with the proposed LCL filter depending on the grid voltage deviation considering $V_{\text {grid,l, }, \text { rms }, 1, n o m}=6.6 \mathrm{kV}$. (a) $\cos \phi_{I N V}=0.84$. (b) $\cos \phi_{I N V}=0.86$. (c) $\cos \phi_{I N V}=0.88$. (d) $\cos \phi_{I N V}=0.90$.

In consequence, the filter capacitor has been dimensioned to provide the maximum required reactive power up to $m_{a, I N V} \leq 0.88$ and $\cos \phi_{I N V} \leq 0.88$ and grid voltages ( $V_{\text {grid,l, }, \text { rms }, l} \leq 6930 \mathrm{~V}$ ) up to $5 \%$ over the rated grid voltage $(6.6 \mathrm{kV})$. The chosen $C_{f}=25 \mu \mathrm{~F}$ capacitor provides a reactive
power about $23 \%$ of the rated power of the converter. Under these conditions, the voltage balance of the DC-link capacitors at unity grid power factor is guaranteed, as depicts the green shaded area in Fig. 11. At operation conditions beyond those limits, the AFE will require more reactive power and the grid side power factor will be less than unity.

The equivalent grid side inductance ( $L_{G, e q}$ ) altogether with the filter capacitor $\left(C_{f}\right)$ and the converter side inductance $\left(L_{f}\right)$ set the filter cut-off $\left(f_{L C}\right)$ and resonance $\left(f_{\text {res }}\right)$ frequencies,

$$
\begin{align*}
f_{L C} & =\frac{1}{2 \pi} \cdot \frac{1}{\sqrt{L_{G, e q} C_{f}}}  \tag{16a}\\
f_{\text {res }} & =\frac{1}{2 \pi} \cdot \sqrt{\frac{L_{f}+L_{G, e q}}{L_{f} \cdot L_{G, e q} \cdot C_{f}}} \tag{16b}
\end{align*}
$$

The cut-off frequency must be set in order to achieve the required current harmonic attenuation at the switching frequency ( $f_{s w}=1 \mathrm{kHz}$ ), Fig. 13. In addition, the resonance frequency must be set far below the switching frequency, in order to avoid undesired harmonic amplifications.


Fig. 12. Minimum $L_{g}-C_{f}$ pair curve for guaranteeing minimum attenuation (dashed) and maximum $f_{\text {res }} \leq 650 \mathrm{~Hz}$ (continuous) in the worst scenario.

The dashed line in Fig. 12 shows the $L_{g}-C_{f}$ pairs that provide the minimum required harmonic attenuation ( -30 dB ) at the switching frequency in the worst scenario ( $r_{s}>1000$ ). However, choosing $L_{g}-C_{f}$ pairs from this curve could lead to set the resonance frequency close to the switching frequency depending on the grid short-circuit inductance ( $L_{s c, \text { grid }}$ ). The $L_{g^{-}}$ $C_{f}$ pairs represented by the continuous line in Fig. 12 provide a higher harmonic attenuation at the switching frequency while they guarantee a resonance frequency below $f_{\text {res }} \leq 650 \mathrm{~Hz}$ in the worst scenario ( $r_{s}>1000$ ).

Therefore, as the filter capacitor $\left(C_{f}\right)$ has been previously set, a grid side inductance of $L_{g}=3 \mathrm{mH}$ must be chosen, Fig. 12.

Once the main components of the LCL filter have been designed, a damping resistor $\left(R_{d}\right)$ must be included to reduce the harmonic amplification around the resonance frequency. In addition, a parallel connected inductor $\left(L_{d}\right)$ is used to reduce the power losses generated by the line frequency current components. Different $R_{d}-L_{d}$ pairs have been evaluated by means of analytical estimation and simulation in order to set a damping circuit ( $R_{d}=2 \Omega, L_{d}=2 \mathrm{mH}$ ) which guarantees a proper damping behavior and the fulfilment of the IEEE519 standard. Fig. 13 shows the filter response for different grid types. As it can be observed, -40 dB attenuation is guaranteed around the switching frequency $\left(f_{s w}=1 \mathrm{kHz}\right)$ for any grid type.


Fig. 13. Frequency response of $I_{\text {GRID }} / V_{\text {AFE }}(f)$ transfer function for different grid types ( $r_{s}=S_{s d} S_{L}$ ).

Analytical calculations and simulation results demonstrate that the dimensioned filter guarantees the proper attenuation at different grid types, Fig. 14. Only in the remote scenario in which the 5L-MPC B2B converter is connected to the weakest grid type ( $r_{s}<20$ ), the IEEE519 standard fulfillment cannot be guaranteed, Fig. 14(a).


Fig. 14. Grid current harmonics distribution versus IEEE519 standard limits for different grid types $\left(r_{s}=S_{s d}\left(S_{L}\right)\right.$. a) $r_{s}<20$. b) $20<r_{s}<50$. c) $50<r_{s}<100$. d) $100<r_{s}<1000$. e) $r_{s}>1000$.


Fig. 15. 5L-MPC B2B converter based 6.6 kV-1.5 MW prototype.

## V. Experimental Results

The effect of the proposed SVM and designed filter on the DC-link voltage balance has been experimentally tested in a 6.6 kV-1.5 MW 5L-MPC B2B converter prototype, Fig. 1. The converter, Fig. 15, has been built by Ingeteam Power Technology S.A. (Zamudio, Spain).

Table III summarizes the parameters of the experimental setup. In order to obtain similar voltage ripples in the four DClink capacitors, it has been observed that the required capacitance of the outer capacitors ( $C_{1}=C_{4}=4 \mathrm{mF}$ ) is higher than the capacitance of the inner capacitors ( $C_{2}=C_{3}=2 \mathrm{mF}$ ). The load used for these experimental tests is a 6 kV asynchronous machine $\left(\cos \phi_{\text {load }, \text { nom }}=0.864\right)$.

Table III
EXPERIMENTAL TEST BENCH PARAMETERS

|  | Parameter | Value |
| :---: | :---: | :---: |
| $\begin{aligned} & \text { A, } \\ & \text { ñ } \end{aligned}$ | Grid rated voltage ( $V_{\text {grid,l,rms, } 1, n o m \text { ) }}$ | 6.6 kV |
|  | Grid frequency ( $f_{o, g r i d}$ ) | 50 Hz |
| $\frac{\text { 足 }}{4}$ | Filter grid side inductance ( $L_{g}$ ) | 3 mH |
|  | Filter capacitor ( $C_{f}$ ) | $25 \mu \mathrm{~F}$ |
|  | Filter damping resistor ( $\boldsymbol{R}_{d}$ ) | $2 \Omega$ |
|  | Filter damping inductance ( $L_{d}$ ) | 2 mH |
|  | Filter converter side inductance ( $L_{f}$ ) | 15 mH |
|  | DC-link rated voltage ( $V_{D C, n o m}$ ) | 11.2 kV |
|  | Inner DC-link capacitors capacitance ( $C_{2}, C_{3}$ ) | 2 mF |
|  | Outer DC-link capacitors capacitance ( $C_{1}, C_{4}$ ) | 4 mF |
|  | Semiconductors switching frequency ( $f_{s w}$ ) | 1 kHz |
|  | IGBTs minimum conduction time ( $t_{\text {on,min }}$ ) | $8 \mu \mathrm{~s}$ |
|  | IGBTs dead time ( $t_{D T}$ ) | $5 \mu \mathrm{~s}$ |
|  | Rectifier rated current ( $i_{\text {AFE, rms, }, \text {, nom }}$ ) | 133 A |
|  | Inverter rated current ( $i_{\text {INV,rms }, 1, n o m)}$ ) | 133 A |
| $\frac{0}{0}$ | Load rated voltage ( $V_{\text {load,l,l,rms, } 1, \text { nom }}$ ) | 6 kV |
|  | Load rated power factor ( $\left.\cos \phi_{\text {load,nom }}\right)$ | 0.864 |
|  | Output rated frequency ( $f_{\text {o,INV }}$ ) | 50 Hz |

## D. Diode Front End Configuration

In the first experimental test, the voltage balancing capability of the inverter fed by a DFE is evaluated. For this purpose, the IGBTs of the AFE are forced to stay switched-off, so the AFE operates as a diode rectifier.

Several operation conditions have been evaluated experimentally (for $\phi_{I N V}=0^{\circ} \ldots 90^{\circ}$ ) and compared with simulation results and theoretical limits [10-12], as depicts Fig. 16. As it can be observed, the voltage balancing capability limits deduced from experimental measurements are slightly more restrictive than simulation and theoretical results.


Fig. 16. Comparison of theoretical, simulation and experimental balanced operation areas of 5L-MPC in DFE-INV configuration.

Fig. 17 shows current and voltage measurements at $m_{a, I N V}=0.86$ and $\cos \phi_{I N V}=0.25 \quad\left(\phi_{I N V}=75.5^{\circ}\right)$. Balanced DC-link operation permits the proper synthesis of the phase and line voltages and output current.


Fig. 17. Experimentally measured waveforms at $m_{a, I N V}=0.86$, $\cos \phi_{I N V}=0.25, \quad i_{I N V, r m s, 1}=47.6 \mathrm{~A}, \quad V_{D C}=7.73 \mathrm{kV} \quad$ in $\quad D F E-I N V$ configuration. (a) DC-link capacitors voltage: $V_{C 1}, V_{C 2}, V_{C 3}, V_{C 4}$ (b) Inverter phase currents: $i_{u}, i_{V .}$ (c) Inverter phase voltages: $V_{U-O}, V_{V-O}$. (d) Inverter line-to-line voltage: $V_{U v}$.

## E. Back-to-Back Configuration with Pure Inductive Filter

In a second test, the B2B operation of the AFE and the inverter has been evaluated. In this test, a pure inductive grid side filter $\left(L_{g}+L_{f}\right)$ has been configured. Therefore, neglecting the voltage drop in the filter, similar power factor in the grid and the AFE can be considered. In order to evaluate the voltage balancing capability limits of the SVM, both the AFE and the inverter operate at high modulation indices. In addition, the power factor of the AFE is kept close to unity.


Fig. 18. Comparison of balanced operation areas of 5L-MPC in DFEINV configuration and experimentally analyzed balanced $(B) /$ unbalanced $(U B)$ operation points in AFE-INV configuration.

Fig. 18 compares the operation limits of the DFE-INV configuration and the AFE-INV configuration. Green dots represent the balanced operation points, whereas the red dots represent the unbalanced operation points. Results demonstrate
that the B2B configuration extends the voltage balancing capability of the DFE-INV configuration. However, if a unity grid power factor is kept and the inverter operates at high modulation indices and power factors the DC-link voltage balance cannot be guaranteed (red dots in Fig. 18).

## F. Back-to-Back Configuration with the LCL Filter

Finally, in order to evaluate the effect of the reactive power managed by the AFE on the DC-link voltage balance, the LCL filter has been connected.


Fig. 19. Experimentally measured waveforms at $m_{a, A F E}=0.91$, $\cos \phi_{A F E}=0.97, \quad m_{a, I N V}=0.875, \quad \cos \phi_{I N V}=0.79, \quad i_{I N V, r m s, 1}=90.5 \mathrm{~A}$, $V_{D C}=8.75 \mathrm{kV}, \quad V_{\text {grid }, \|, r m s, 1}=5.84 \mathrm{kV}$ in LCL-AFE-INV configuration. (a) DC-link capacitors voltage: $V_{C 1}, V_{C 2}, V_{C 3}, V_{C 4}$. (b) Grid side phase currents: $i_{R, A F E}, i_{R, C F}$. (c) Inverter phase voltages: $V_{U-O}, V_{V-O}$. (d) Inverter line-to-line voltage: $V_{u v}$.


Fig. 20. Comparison of balanced ( $B$ )/unbalanced (UB) operation points in AFE-INV configuration and operation points in LCL-AFE-INV configuration.

This third test has been carried out around the same operation conditions of the second test in which the AFE-INV configuration without LCL filter cannot guarantee the DC-link voltage balance (red dots in Fig. 18, also depicted in Fig. 20). Experimental results show clearly that reactive power provided by the filter makes possible to balance the DC-link voltage with a unity grid power factor. Fig. 19 shows current and voltage
measurements at high modulation indices in the AFE and the inverter.

The converter has been tested under many other operation conditions, Fig. 20. Results demonstrate that this configuration makes possible the proper voltage balance of the DC-link capacitors in the defined operation area ( $m_{a, I N V}<0.88$ ). If the grid side power factor remains at unity, some unbalanced operation points appear beyond the defined operation limits ( $m_{a, I N V}>0.88$ ).

When the reactive power provided by the LCL filter is not enough to achieve a proper voltage balance, the AFE increases the consumed reactive power from the grid, reducing its power factor $\left(\cos \phi_{A F E}\right)$ and modulation index ( $m_{a, A F E}$ ), as depicts Fig. 21. In consequence, if the converter operates beyond the defined limits, the unity grid side power factor is not guaranteed.


Fig. 21. Experimentally measured waveforms at $m_{a, A F E, a v e}=0.937$, $\cos \phi_{A F E, a v e}=0.931, \quad m_{a, I N V}=0.88, \quad \cos \phi_{I N V}=0.85, \quad i_{\text {INV }, r m s, 1}=126.9 \mathrm{~A}$, $V_{D C}=9.5 \mathrm{kV}, \quad V_{\text {grid, } \|, r m s, 1}=6.6 \mathrm{kV}$ in LCL-AFE-INV configuration. (a) DC-link capacitors voltage: $V_{C 1}, V_{C 2}, V_{C 3}, V_{C 4}$ (b) Reactive power: $Q_{\text {grid }}, Q_{\text {AFE. }}$ (c) Modulation index: $m_{a, A F E .}$ (d) Power factor: $\cos \phi_{A F E}$.
Generally speaking, experimental results demonstrate that there is a close correlation between the operation conditions estimated in simulation and the experimentally measured conditions.

## VI. Conclusion

This paper describes and proposes a solution to the DC-link voltage balance problem of the 5L-MPC B2B converter. Basically, the AFE and the inverter are modulated by a SVM that considers practical restrictions, such as computational cost, dead times, power losses, etc. It can be observed that the operation at unity power factor of both converters leads to several unbalanced operation conditions. Thus, the power factor of the grid side AFE converter is reduced in order to improve the voltage balance capability of the B2B converter.

In order to keep a unity grid side power factor, LCL filter is designed to compensate the reactive power demanded by the AFE up to certain operation conditions (below $m_{a, I N V} \leq 0.88$, $\cos \phi_{I N V} \leq 0.90$ and $V_{g r i d, l, \text {,rms }, 1} \leq 6930 \mathrm{~V}$ ).

The operation under these operation limits guarantees the voltage valance of the DC-link capacitors with a unity grid power factor. Beyond these limits, the AFE increases the required reactive power to guarantee the DC-link voltage balance, however, the grid power factor is reduced.

Experimental results obtained in a $6.6 \mathrm{kV}-1-5 \mathrm{MW}$ converter prototype demonstrate the suitability of this solution for real power applications.

## References

[1] M. Rahimo and S. Klaka, "High voltage semiconductor technologies," in Proc. 13th EPE, 2009, pp. 1-10.
[2] J. Millan, P. Godignon, X. Perpina, A. Perez-Tomas, and J. Rebollo, "A Survey of Wide Bandgap Power Semiconductor Devices," IEEE Trans. Power Electron., vol. 29, pp. 2155-2163, May 2014.
[3] S. Kouro, J. Rodriguez, B. Wu, S. Bernet, and M. Perez, "Powering the Future of Industry: High-Power Adjustable Speed Drive Topologies," IEEE Ind. Appl. Mag., vol. 18, pp. 26-39, Jul./Aug. 2012.
[4] A. Nabae, I. Takahashi, and H. Akagi, "A New Neutral-Point-Clamped PWM Inverter," IEEE Trans. Ind. Appl., vol. IA-17, pp. 518-523, Sep./Oct. 1981.
[5] A. Sanchez-Ruiz, M. Mazuela, S. Alvarez, G. Abad, and I. Baraia, "Medium Voltage High Power Converter Topologies Comparison Procedure, for a 6.6 kV Drive Application Using 4.5 kV IGBT Modules," IEEE Trans. Ind. Electron., vol. 59, pp. 1462-1476, Mar. 2012.
[6] M. A. Perez, S. Bernet, J. Rodriguez, S. Kouro, and R. Lizana, "Circuit Topologies, Modeling, Control Schemes, and Applications of Modular Multilevel Converters," IEEE Trans. Power Electron., vol. 30, pp. 4-17, Jan. 2015.
[7] K. Wang, L. Xu, Z. Zheng, and Y. Li, "Capacitor Voltage Balancing of a Five-Level ANPC Converter Using Phase-Shifted PWM," IEEE Trans. Power Electron., vol. 30, pp. 1147-1156, Mar. 2015.
[8] K. K. Gupta, A. Ranjan, P. Bhatnagar, L. Kumar Sahu, and S. Jain, "Multilevel Inverter Topologies With Reduced Device Count: A Review," IEEE Trans. Power Electron., vol. 31, pp. 135-151, Jan. 2016.
[9] J. Leon, S. Kouro, L. G. Franquelo, J. Rodriguez, and B. Wu, "The Essential Role and the Continuous Evolution of Modulation Techniques for Voltage Source Inverters in Past, Present and Future Power Electronics," IEEE Trans. Ind. Electron., vol. 63, pp. 2688-2701, May 2016.
[10] M. Saeedifard, R. Iravani, and J. Pou, "Analysis and Control of DC-Capacitor-Voltage-Drift Phenomenon of a Passive Front-End Five-Level Converter," IEEE Trans. Ind. Electron., vol. 54, pp. 3255-3266, Dec. 2007.
[11] Z. Pan, F. Z. Peng, K. A. Corzine, V. R. Stefanovic, J. M. Leuthen, and S. Gataric, "Voltage balancing control of diode-clamped multilevel rectifier/inverter systems," IEEE Trans. Ind. Appl., vol. 41, pp. 16981706, Nov./Dec. 2005.
[12] M. Saeedifard, R. Iravani, and J. Pou, "A Space Vector Modulation Strategy for a Back-to-Back Five-Level HVDC Converter System," IEEE Trans. Ind. Electron., vol. 56, pp. 452-466, Feb. 2009.
[13] P. Fazio, G. Maragliano, M. Marchesoni, and L. Vaccaro, "A new capacitor balancing technique in Diode-Clamped Multilevel Converters with Active Front End for extended operation range," in Proc. 14th EPE, 2011, pp. 1-10.
[14] M. Marchesoni and P. Tenca, "Diode-clamped multilevel converters: a practicable way to balance DC-link voltages," IEEE Trans. Ind. Electron., vol. 49, pp. 752-765, Aug. 2002.
[15] S. Busquets-Monge, S. Alepuz, J. Rocabert, and J. Bordonau, "Pulsewidth Modulations for the Comprehensive Capacitor Voltage Balance of nLevel Three-Leg Diode-Clamped Converters," IEEE Trans. Power Electron., vol. 24, pp. 1364-1375, May 2009.
[16] N. Hatti, Y. Kondo, and H. Akagi, "Five-Level Diode-Clamped PWM Converters Connected Back-to-Back for Motor Drives," IEEE Trans. Ind. Appl., vol. 44, pp. 1268-1276, Jul./Aug. 2008.
[17] O. Chandra Sekhar and K. Chandra Sekhar, "A novel five-level inverter topology for DTC induction motor drive," in IEEE ICACCCT, 2012, pp. 392-396.
[18] M. Marchesoni and P. Tenca, "Theoretical and Practical Limits in Multilevel MPC Inverters with Passive Front Ends," in Proc. 9th EPE, 2001, pp.1-12.
[19] Y. Deng, K. H. Teo, C. Duan, T. G. Habetler, and R. G. Harley, "A Fast and Generalized Space Vector Modulation Scheme for Multilevel Inverters," IEEE Trans. Power Electron., vol. 29, pp. 5204-5217, Oct. 2014.
[20] J. Li, D. Seng, Application Note. Using 128 -series IGBT modules to upgrade inverters with 124-series modules, SEMIKRON, 2005.
[21] "IEEE Recommended Practices and Requirements for Harmonic Control in Electrical Power Systems," IEEE Std 519-1992, pp. 1-112, 1993.
[22] A. A. Rockhill, M. Liserre, R. Teodorescu, and P. Rodriguez, "Grid-Filter Design for a Multimegawatt Medium-Voltage Voltage-Source Inverter," IEEE Trans. Ind. Electron., vol. 58, pp. 1205-1217, Apr. 2011.
[23] A. Reznik, M. G. Simoes, A. Al-Durra, and S. M. Muyeen, "LCL Filter Design and Performance Analysis for Grid-Interconnected Systems," IEEE Trans. Ind. Appl., vol. 50, pp. 1225-1232, Mar./Apr. 2014.
[24] Y. Jiao and F. C. Lee, "LCL Filter Design and Inductor Current Ripple Analysis for a Three-Level NPC Grid Interface Converter," IEEE Trans. Power Electron., vol. 30, pp. 4659-4668, Sep. 2015.


Mikel Mazuela (S'11-M'16) was born in Irun, Spain, in 1986. He received the B.Sc. and M. Sc. degrees in Electrical Engineering from the University of Mondragon, Mondragon, Spain, in 2007 and 2010 respectively. He obtained the Ph.D. degree in Electrical Engineering from the University of Mondragon in 2015.

He joined Ingeteam Power Technology in September 2015 where he is currently working as a R\&D Engineer in the Industrial \& Marine Drives Business Unit. His main research interests include modeling, modulation and control of power converters, multilevel topologies, advanced modulation techniques and high-power motor drives.


Igor Baraia was born in Durango, Spain, in 1980. He received the B.Sc. and M.Sc. degrees in Electrical Engineering from the University of Mondragon, Mondragon, Spain, in 2001 and 2004 respectively. He obtained the Ph.D. degree in Electrical Engineering from the University of Mondragon in 2009.

He joined the Electronics Department of the University of Mondragon in 2009 and he is currently an Associate Professor. He teaches courses in power electronics and power converters. His main research interests include power semiconductor devices and power converters. He has published several papers in the areas of series connection of IGBT/Diode devices and multilevel power converters. He has participated in different industrial projects related to these fields.


Alain Sanchez-Ruiz (S'10-M'15) was born in Barakaldo, Spain, in 1985. He received his B.Sc. degree in Electronics Engineering in 2006 and the M.Sc. degree in Automatics and Industrial Electronics in 2009 from Mondragon University He obtained the Ph.D. degree in Electrical Engineering from the University of Mondragon in 2014.

He joined Ingeteam Power Technology in May 2014 where he is currently working as a R\&D Engineer in the Industrial \& Marine Drives Business Unit. His main research interests include modeling, modulation and control of power converters, multilevel topologies, advanced modulation techniques and high-power motor drives.


Ivan Echeverria was born in Pamplona, Spain, in 1977. He received the M.S. degree in Industrial Engineering from the Public University of Navarre, Pamplona, Spain, in 2002.

He joined Ingeteam Power Technology in 2002 and he is currently working as a Product Engineer in Medium Voltage Drives for Industrial \& Marine Drives Business Unit. His main research interests include the design and development of High Power/Medium Voltage and High Efficiency Power Converters.


Iñigo Torre was born in Bilbao, Spain, in 1977. He received the M. Sc. degree in Electrical Engineering from the University of Mondragon, Mondragon, Spain, in 2001.

From 2001 to 2008 he worked as R\&D engineer for Ingeteam Power Technology. Since 2009, he is working as a Control Engineer in the Industrial \& Marine Drives Business Unit of Ingeteam Power Technology, developing and testing control algorithms for the frequency converters.


Iñigo Atutxa was born in Zeanuri, Spain, in 1981. He received the B.Sc. and M. Sc. degrees in Electrical Engineering from Mondragon University, Mondragon, Spain, in 2001 and 2004 respectively.

From 2004 to 2012, he worked at Ingeteam Power Technology as R\&D Engineer, working in projects related to the design and development of medium voltage and low voltage Variable Speed Drives, for several different applications located on the industrial, marine, traction, energy and mining markets. Since 2012, he is working at Ingeteam Power Technology as Technical Director for Industrial \& Marine Drives Business Unit. He has contributed in more than 10 research and technical papers, books and patents in the fields of Variable Speed Drives and power electronics.


[^0]:    Manuscript received November 6, 2015; revised January 29, 2016 and March 30, 2016; accepted April 19, 2016.
    M. Mazuela, A. Sanchez-Ruiz, I. Echeverria, I. Torre and I. Atutxa are with Ingeteam Power Technology S.A., 48170, Zamudio, Spain (e-mail: mikel.mazuela@ingeteam.com; alain.sanchez@ingeteam.com; ivan.echeverria@ingeteam.com; inigo.torre@ingeteam.com; inigo.atutxa@ingeteam.com).
    I. Baraia is with the Electronics and Computing Department, University of Mondragon, 20500 Mondragon, Spain (e-mail: ibaraia@mondragon.edu).

