<?xml version='1.0' encoding='UTF-8'?><?xml-stylesheet href='static/style.xsl' type='text/xsl'?><OAI-PMH xmlns="http://www.openarchives.org/OAI/2.0/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/ http://www.openarchives.org/OAI/2.0/OAI-PMH.xsd"><responseDate>2026-04-11T05:21:48Z</responseDate><request verb="GetRecord" identifier="oai:ebiltegia.mondragon.edu:20.500.11984/6392" metadataPrefix="rdf">https://ebiltegia.mondragon.edu/oai/request</request><GetRecord><record><header><identifier>oai:ebiltegia.mondragon.edu:20.500.11984/6392</identifier><datestamp>2024-10-07T09:38:54Z</datestamp><setSpec>com_20.500.11984_1143</setSpec><setSpec>col_20.500.11984_1148</setSpec></header><metadata><rdf:RDF xmlns:rdf="http://www.openarchives.org/OAI/2.0/rdf/" xmlns:ow="http://www.ontoweb.org/ontology/1#" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:ds="http://dspace.org/ds/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:doc="http://www.lyncode.com/xoai" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/rdf/ http://www.openarchives.org/OAI/2.0/rdf.xsd">
   <ow:Publication rdf:about="oai:ebiltegia.mondragon.edu:20.500.11984/6392">
      <dc:title>Loss Measurement of Low RDS Devices Through Thermal Modelling - The Advantage of Not Turning it Fully On</dc:title>
      <dc:creator>Arruti Romero, Asier</dc:creator>
      <dc:creator>Aizpuru, Iosu</dc:creator>
      <dc:contributor>Sanz-Alcaine, José Miguel</dc:contributor>
      <dc:contributor>Pérez-Cebolla, Francisco José</dc:contributor>
      <dc:contributor>Bernal Ruiz, Carlos</dc:contributor>
      <dc:contributor>Sanchez, Juan</dc:contributor>
      <dc:subject>Device characterization</dc:subject>
      <dc:subject>Power losses</dc:subject>
      <dc:subject>Switching and conduction losses</dc:subject>
      <dc:subject>Junction temperature</dc:subject>
      <dc:subject>MOSFET</dc:subject>
      <dc:description>This paper presents and evaluates a novel method for generating power losses on transistors avoiding high currents. These could heat up the circuit tracks, affecting the accurate thermal modeling of the system. The proposed procedure is based on the transistor current regulation with low gate voltages and the linearity between power and temperature, being useful for all transistor technologies (Si, SiC and GaN). Through this method, low DC currents are enough to bring transistors to their thermal limits. Thermal stability issues and their differences between technologies are discussed and an experimental validation of the method is carried out.</dc:description>
      <dc:date>2024-04-30T07:22:53Z</dc:date>
      <dc:date>2024-04-30T07:22:53Z</dc:date>
      <dc:date>2023</dc:date>
      <dc:type>http://purl.org/coar/resource_type/c_c94f</dc:type>
      <dc:identifier>978-9-0758-1541-2</dc:identifier>
      <dc:identifier>https://katalogoa.mondragon.edu/janium-bin/janium_login_opac.pl?find&amp;ficha_no=174086</dc:identifier>
      <dc:identifier>https://hdl.handle.net/20.500.11984/6392</dc:identifier>
      <dc:language>eng</dc:language>
      <dc:rights>© 2023 IEEE and EPE Association</dc:rights>
      <dc:publisher>IEEE</dc:publisher>
   </ow:Publication>
</rdf:RDF></metadata></record></GetRecord></OAI-PMH>