

## DOCTORAL THESIS

Wide Bandgap Technologies for Medium Voltage Applications.

ANTXON ARRIZABALAGA ETXEZARRETA

$\leadsto \Omega \rightarrow 1 \sim 1001001$
$\varsigma \Omega(\Omega)=(\Omega \Omega)(\Omega \Omega)(\Omega \Omega)$ ค $\bigcirc$ O
 $1 \bigcirc 0$
 O

 O
 (Nar
 ค

○ SSO SO

 N
 ค $\sim \sim \sim \sim$ $\Omega^{\circ} \curvearrowright \Omega_{0}^{\circ} \curvearrowright \Omega_{0}$ N O

 OO
 OO


## Partners

Thesis Directors:
Mikel Mazuela Larrañaga
Thesis directed to obtain the title of DOCTOR by MONDRAGON UNIBERTSITATEA

International Thesis
Mondragon Unibertsitatea
February 2023

## Copyright

Copyright: Author work or any derivative works. The distribution of the derivative work must be made under a license equal to that governing the original work.

## Statement of originality

I, Antxon Arrizabalaga Etxezarreta, declare that this thesis is the result of my personal work, and that it has not been previously submitted to obtain another degree or professional qualification. The ideas, formulations, images, illustrations taken from other sources have been duly cited and referenced.

## Acknowledgments

First of all, I would like to thank my director Dr. Mikel Mazuela.
Eskerrik asko Mikel eman didazun atentzio guztiagatik. Esaten dutenez doktoregaia zuzendariaren maniak hartzen joaten da, eta nere kasuan, dudarik gabe mania hoiek onerako izan dira. Ez zait abentura honetarako zu baino bidelagun hoberik okurritzen.

## Dr. Unai Iraola and Dr. Iosu Aizpuru.

Eskerrik asko bikote, hogei urte exkax nituela klasetik atera eta zuekin lan egiteko aukera eman zenidatelako. Zuek biak gabe ez nintzateke orain naizen ingeniaria, ikerlaria ezta pertsona izango. Ezin det ahaztu arlo pertsonalean eman didazuen laguntza guztia, inongo beharrik gabe eta lan kontuetatik kanpo, momentu zailetan neretzako egon zeratelako.

Dr. Iñaki Arrieta, (expected Dr.) Jon Anzola and (expected Dr.) David Gonzalez.
Hirukote, bizitza guztirako momentuak pasa ditugu batera, eta nahiko nuke oraindik halako beste mila izatea zai. Espero det zuek lagundu didazuenaren parte txiki bat bada ere itzuli izana. Zuek ere nik dizuedan aprezio, errespetu eta maitasuna badidazue guztiz zorionekoa naiz. Momentu gehiegi dira denak hemen jartzeko, komentatuko ditugu munduaren beste puntan zerbeza batekin.

My department colleagues.
Borja, Javi, Maite, Iker, Manex, Dorron, Manu, Josu, Asier, Yerai, Eneko, Santi, June, Argiñe, Jon, Erik, Ander; baita Arrasatekoak ere, David, Igor, Manex. Eskerrik asko alderdi teknikoan eta baita pertsonalean eskainitako laguntza guztiagatik. Behar izan dudan guztian hor eduki zaituztet. Lagundu didaten ikaslerik gabe ere hau ezingo nukeen egin, Aitor, Jon, Ibai, Nahia, Ibisate, Arizkorreta eta Aaron. Eskerrik asko denoi.

Harrerako ekipoari.
Ane, Jaio, Isaak, baita Ander eta Garbiñe. Zuek gabe unibertsitate honek ez luke funtzionatuko, zer esanik ez nire tesiak. Bazkarietan egin didazuen konpañia, erakutsi didazuen laguntasunak eta eman dizkidazuen mimoek ere izugarri lagundu didate. Eskerrik asko.

The members of CURENT in Knoxville.
Thank you for having me guys. My stay in UTK was an absolute highlight of the PhD. Special thanks to Dr. Tolbert for accepting my proposal, and always caring about me while in Knoxville. Your guidance has been very important during my PhD. To Dr. Cui and Dr. Huang for sharing your invaluable knowledge with me. The $5^{\text {th }}$ chapter is based on what I learnt with you.

Bera Bera rugby taldea.
Eskerrik asko neska mutilak zelaian (eta zelaitik kanpo) edukitzen ditugun borrokengatik.

The Knoxville Rugby, Possum family.
You guys made my stay in Knoxville a lot happier. You have a lifelong friend in the Basque Country. Thanks guys for keeping my eyes on the price!

Kuadrillari.
Badakit ez dela erreza nire laguna izatea, oraindik gutxiago azken hilabete hauetan, baina zuen pazientziak ez du mugarik. Ez dakit zer egingo nukeen zuek gabe mutilak.

Etxekoei.
Bizitza errazten didazue, nere kezka bakarra zoriontsu izatea izan dadin. Bizitzan pertsona ona izateko eredurik onena etxean bertan daukat. Asko maite zaituztet.

Y por último, Isa.
Mila esker Isa, por crear un entorno seguro para mí. Por recordarme que no hay genio sin demencia, y que la vida trata de buscar la felicidad de forma activa. Se te da increíblemente bien mejorar mi vida. Estos últimos meses no hubiesen tenido tantas risas ni diversión sin ti. Gracias por compartir y hacer que disfrute del camino.


#### Abstract

Renewable energies are experiencing a significant growth in the recent years. Due to their characteristics, power electronics are necessary for their massive integration into the grid. In this context, high power silicon carbide ( SiC ) modules are identified as possible candidates to improve the features of currently used silicon $(\mathrm{Si})$ insulated gate bipolar transistors (IGBT) in the wind energy, given their improved characteristics. The main goal of this thesis is to analyze their impact in wind energy systems, and to identify the challenges high power SiC modules bring when compared to Si IGBTs. The levelized cost of energy ( LCoE ) is the main market competiveness indicator for the energy sources. This is why a LCoE calculation tool is developed to analyze the theoretical impact of SiC semiconductors in several wind energy systems' power electronics configurations. The results show SiC semiconductors are not able to improve the LCoE of the current configuration because of their high cost, if the semiconductors are replaced one to one. However, if the whole system is optimized, increasing the switching frequency, the SiC semiconductors become competitive. In additon, if their cost is reduced, as expected for the future years, their befenits are increased. The good switching characteristics and the high cost of three level (3L) topologies favour the two level (2L) topology over 3L topologies for the use of SiC semiconductors. Four laboratory prototypes are built to experimentaly verify the LCoE calculation tool results. 2 L and 3 L topologies are used, with Si and SiC semiconductors. The levelized cost of conversion energy (LCoCE) is used as an indicator to compare the configurations, because the available economical data in the laboratory prototypes is limited. The major conclusions obtained in the theoretical analysis by the LCoE calculation tool are confirmed experimentally. Finally, the main challenges of the application of high power SiC modules are presented. Several issues that do not affect the designs with slow Si IGBTs need to be considered when using fast switching SiC devices. Issues with the false turn on, the overshoot, the overcurrent protection and the measurements are explained, analyzed and prevention techniques listed. The laboratory prototype is used to validate design techniques to prevent overshoot issues by designing an optimized busbar for the fast switching of SiC modules in 3L converters. The optimization techniques are validated by inductance measurement with an impedance analyzer and swtching waveform analysis.


Keywords: Renewable energy, Wind energy, Power electronics, LCoE, High power, SiC, Topologies, Three level, Fast switching, Busbar design.

## Laburpena

Energia berriztagarriak gorakada nabaria izaten ari dira azken urteetan. Beraien ezaugarriak direla eta, potentzia elektronika beharrezkoa da sarean integrazio masiboa egin ahal izateko. Kontestu honetan, eta beraien ezaugarri tekniko hobeengatik, potentzia altuko silizio karburozko ( SiC ) moduluak hautagai interesgarriak dira gaur egun erabiltzen diren siliziozko ( Si ) insulated gate bipolar transistors (IGBT-en ingelesez) prestazioak hobetzeko energia eolikoan. Tesi honen helburu nagusia SiC moduluek energia eolikoan duten inpaktua aztertzea da, beraien integrazioak dakartzan erronka nagusiekin.
Energiaren kostu normalizatua (LCoE ingelesez) da energia iturrien lehiakortasuna neurtzen duen adierazle nagusia. Horregatik, LCoE-a kalkulatzen duen erreminta garatu da, SiC moduluek energia eolikoan erabiltzen diren potentzia elektronika konfigurazio ezberdinetan eduki dezaketen inpaktu teorikoa aztertzeko. Emaitzek, beraien kostu altuagatik SiC erdieroaleak gaur egungo LCoE-a hobetzeko gai ez direla erakusten dute, banan-banako aldaketa egin ezkero. Sistema guztia optimizatu ezkero ordea, kommutazio frekuentzia handituz, SiC erdieroaleak lehiakorrak izan daitezke. Hurrengo urteetan beraien kostua espero den bezala murriztuko balitz gainera, are eta interesgarriagoak lirateke. SiCaren kostu altua eta kommutazio ezaugarri onak direla eta, 2 tentsio mailako (2L) topologiak hiru mailakoak (3L) baino egokiagoak dira SiC erdieroaleak erabiltzeko.
Lau laborategiko prototipo eraiki dira esperimentalki LCoE kalkulu erremintak emandako emaitzak frogatzeko. 2 eta 3 mailako topologiak erabili dira, baita Si eta SiC erdieroaleak ere. Energiaren bihurketa kostu normalizatua (LCoCE ingelesez) erabili da konfigurazioen arteko konparaketa egiteko adierazle bezala, laborategiko prototipoen datu ekonomikoak mugatuak direlako. LCoE kalkulu erremintan lorturiko ondorio nagusiak berretsi dira esperimentalki.
Azkenik, potentzia altuko SiC moduluen aplikazioak dakartzan erronka nagusiak aurkezten dira. Si IGBT motelekin eraginik ez duten fenomeno batzuk kontuz aztertu behar dira SiC erdieroale azkarrak erabiltzean. Pizketa faltsuekin, gaintentsioarekin, gainkorronte babesarekin edo neurketekin izan daitezkeen arazoak azaldu, aztertu eta prebentzio neurriak zerrendatzen dira. Laborategi prototipoa erabiltzen da gaintentsioa konpontzeko aurkezten diren diseinu teknikak balioztatzeko, 3L bihurgailuetan SiC erdieroaleen kommutazio azkarrarekin. Optimizazio teknikak induktantzia neurketekin eta kommutazio seinaleen azterketarekin balioztatu dira.

Hitz klabeak: Energia berriztagarria, Energia eolikoa, Potentzia elektronika, LCoE, Potentzia altua, SiC, Topologiak, Hiru maila, Kommutazio azkarra, Busbar diseinua.

## Resumen

Las energías renovables están experimentando un gran incremento en los últimos años. Debido a sus singularidades, la electrónica de potencia es necesaria para su integración masiva en la red. En este contexto, los módulos de alta potencia de carburo de silicio (SiC) se identifican como posibles candidatos para mejorar las características de los semiconductores insulated gate bipolar transistor (IGBT) de silicio (Si) que se utilizan actualmente en la energía eólica, dadas sus mejores propiedades. El objetivo principal de esta tesis es analizar el impacto de los semiconductores de SiC en la energía eólica, e identificar los principales retos que conlleva su uso en comparación con los módulos de Si. El coste normalizado de la energía (LCoE en inglés) es el indicador principal para evaluar las fuentes de energía. Por ello se ha desarrollado una herramienta de cálculo de LCoE, para analizar el impacto teórico de los semiconductores de SiC en diferentes configuraciones de electrónica de potencia en la energía eólica. Los resultados muestran que los semiconductores de SiC no pueden mejorar el LCoE del sistema actual debido a su alto coste, si se reemplazan los semiconductores uno a uno. En cambio, si se optimiza el sistema completo, aumentando la frecuencia de conmutación, los módulos de SiC pasan a ser competitivos. Además, si como se prevé, el precio del SiC se reduce en los próximos años, sus beneficios serían todavía mayores. Por alto coste del SiC , y sus buenas características de conmutación, la topología de dos niveles (2L) obtiene mayores beneficios que la de tres niveles (3L) con el uso del SiC .
Se han fabricado cuatro prototipos de laboratorio para verificar experimentalmente los resultados de la herramienta de cálculo de LCoE. Se han utilizado las topologías de 2 y 3 niveles, y los semiconductores de Si y de SiC . Se ha utilizado el coste normalizado de la conversión de la energía (LCoCE en inglés) como indicador para comparar las configuraciones, dado que los datos económicos de los prototipos de laboratorio son limitados. Las conclusiones principales de la herramienta de cálculo de LCoE son confirmadas experimentalmente.
Finalmente se presentan los principales retos que conlleva utilizar los módulos de SiC en alta potencia. Fenómenos que apenas son relevantes con los lentos módulos de Si pasan a ser de vital importancia con los rápidos semiconductores de SiC. Se explican, analizan y enumeran técnicas preventivas para el falso encendido, la sobretensión, la protección de sobrecorriente y los sistemas de medidas. Se utiliza el prototipo de laboratorio para validar las técnicas de diseño para prevenir la sobretensión, diseñando un busbar optimizado para su uso con conmutaciones rápidas de módulos de SiC en convertidores de tres niveles. Las técnicas de optimización se verifican mediante medidas de inductancia con un analizador de impedancias y el análisis de las formas de onda de la conmutación.

Palabras clave: Energía renovable, Energía eólica, Electrónica de potencia, LCoE, Alta potencia, SiC, Topologías, Tres niveles, Conmutación rápida, Diseño de busbar.

## INDEX

Partners ..... I
Copyright ..... II
Statement of originality ..... III
Acknowledgments ..... IV
Abstract ..... VI
Laburpena ..... VII
Resumen ..... VIII
LIST OF FIGURES ..... XIV
LIST OF TABLES ..... XIX
GLOSSARY ..... XXI

1. Introduction ..... 2
1.1. Background ..... 2
1.2. Renewable energies ..... 2
1.2.1. Renewable energies worldwide ..... 3
1.2.2. Renewable energies economy ..... 5
1.2.3. Levelized cost of energy ..... 6
1.3. Wind energy ..... 7
1.3.1. Wind energy configurations ..... 8
1.3.2. Power electronics of wind energy ..... 10
1.3.3. Levelized cost of energy for wind energy ..... 13
1.4. Silicon carbide semiconductors ..... 14
1.4.1. Physical characteristics of silicon carbide ..... 14
1.4.2. High power silicon carbide semiconductors ..... 17
1.4.3. High power silicon carbide applications ..... 22
1.5. Objectives ..... 30
1.6. Outline of the thesis ..... 30
1.7. Scientific contributions ..... 31
1.8. Publications ..... 31
1.8.1. Conference papers ..... 31
2. LCoE calculation tool ..... 34
2.1. Objective and approach ..... 34
2.1.1. Objective ..... 34
2.1.2. Approach ..... 34
2.2. LCoE calculation equation ..... 34
2.3. Calculation algorithm ..... 35
2.3.1. Input parameters ..... 36
2.3.2. Algorithm models ..... 42
2.3.3. Cost function ..... 48
2.3.4. AEP function ..... 51
2.3.5. LCoE function ..... 51
2.4. Tool optimization ..... 52
2.4.1. Computational cost ..... 52
2.4.2. Vectorization ..... 52
2.5. Results ..... 52
2.5.1. Baseline ..... 52
2.5.2. Current cost ..... 52
2.5.3. Future scenario ..... 55
2.5.4. Commercial indicators ..... 57
2.5.5. Business case selection ..... 58
3. Hardware implementation ..... 60
3.1. Test bench objectives and approach ..... 60
3.1.1. Objective of the test bench ..... 60
3.1.2. Approach ..... 60
3.2. Component selection ..... 61
3.2.1. Modules ..... 62
3.2.2. Drivers ..... 63
3.2.3. Capacitors ..... 63
3.2.4. Cooling systems ..... 65
3.2.5. DC-link discharge resistors ..... 67
3.2.6. Sensors ..... 68
3.2.7. Control board ..... 69
3.3. Optimal busbar design for 3 level busbar converters ..... 72
3.3.1. Switching loop evaluation ..... 74
3.3.2. Busbar design ..... 77
3.3.3. Design evaluation by impedance analyzer ..... 80
3.3.4. Design evaluation by switching ..... 85
3.4. 2 level busbar design ..... 91
3.4.1. Switching loop evaluation ..... 91
3.4.2. Module placement ..... 92
3.4.3. Capacitor placement ..... 93
3.4.4. Busbar assembly ..... 94
3.5. Hardware validation ..... 94
3.5.1. 3 L converter switching validation ..... 95
3.5.2. 2 L converter switching validation ..... 96
3.5.3. 3L continuous test ..... 97
3.5.4. 2L continuous test ..... 98
3.6. Conclusion ..... 99
4. Experimental testing of the business case ..... 102
4.1. Conditions of the analysis ..... 102
4.1.1. Efficiency test conditions ..... 102
4.1.2. Theoretical converter optimization ..... 103
4.1.3. LCoCE calculation method ..... 108
4.2. 2 level with Si , baseline configuration ..... 109
4.2.1. Efficiency tests ..... 109
4.2.2. Converter optimization ..... 111
4.2.3. System cost ..... 111
4.2.4. LCoCE ..... 112
4.3. 2 level with SiC ..... 113
4.3.1. Efficiency tests ..... 113
4.3.2. Converter optimization ..... 114
4.3.3. System cost ..... 114
4.3.4. LCoCE ..... 115
4.4. 3 level with Si ..... 116
4.4.1. Efficiency tests ..... 116
4.4.2. Converter optimization ..... 117
4.4.3. System cost ..... 118
4.4.4. LCoCE ..... 118
4.5. 3 level with SiC ..... 119
4.5.1. Efficiency tests ..... 119
4.5.2. Converter optimization ..... 120
4.5.3. System cost ..... 121
4.5.4. LCoCE ..... 122
4.6. Configuration comparison ..... 122
4.6.1. Efficiency ..... 122
4.6.2. System cost ..... 122
4.6.3. LCoCE ..... 123
4.6.4. Future scenario ..... 123
4.6.5. Conclusion ..... 124
4.7. Verification of the LCoE calculation tool results ..... 124
4.7.1. Methodology ..... 124
4.7.2. Configurations by the LCoE calculation tool ..... 125
4.7.3. Laboratory prototypes ..... 126
4.7.4. Analysis ..... 127
5. Challenges of silicon carbide in high power applications ..... 130
5.1. False turn on ..... 130
5.1.1. Phenomenon ..... 130
5.1.2. Analytical modelling ..... 131
5.1.3. Critical variable identification ..... 132
5.1.4. Comparison with silicon ..... 133
5.1.5. Prevention techniques ..... 133
5.2. Overshoot ..... 134
5.2.1. Phenomenon ..... 134
5.2.2. Analytical modelling ..... 134
5.2.3. Critical variable identification ..... 134
5.2.4. Comparison with silicon ..... 135
5.2.5. Prevention techniques ..... 136
5.2.6. Experimental verification ..... 136
5.3. Overcurrent protection ..... 137
5.3.1. Desat sensing ..... 137
5.3.2. False Desat triggering ..... 137
5.3.3. Comparison with silicon ..... 138
5.3.4. Considerations and recommendations ..... 139
5.4. Measurements ..... 139
5.4.1. Equipment selection ..... 139
5.4.2. Hardware set up ..... 143
5.4.3. Voltage and current alignment ..... 147
5.4.4. Alternative measurement techniques ..... 148
5.5. Conclusion ..... 149
6. Conclusion and future work ..... 153
6.1. Conclusion ..... 153
6.2. Future research lines ..... 155

## List of figures

Figure 1.1 ..... 3
WORLDWIDE ENERGY CONSUMPTION EVOLUTION IN DIFFERENT GEOGRAPHICAL REGIONS.
Figure 1.2. ..... 4
Worldwide renewable energy share for 2018 and 2019 in different geographical regions.
Figure 1.3 ..... 5
Generated energy by source and year
Figure 1. 4. ..... 6
Evolution of the worldwide investment in solar PV and wind energy.
Figure 1.5. ..... 6
Evolution of the cost of solar PV modules and wind energy projects.
Figure 1. 6. ..... 7
LCoE EVOLUTION OF SOLAR PV, WIND ENERGY AND COAL.Figure 1. 7.8
ANNUAL GROWTH FOR RENEWABLE ELECTRICITY GENERATION BY SOURCE, 2018-2020
Figure 1.8 ..... 9
Variable speed wind turbine system, DFIG configuration.
Figure 1. 9. ..... 10
VARIABLE SPEED WIND TURBINE SYSTEM, FULL CONVERTER CONFIGURATION.
Figure 1.10 ..... 11
2 LEVEL BTB TOPOLOGY.Figure 1.1112
Multi cell 2 level BTB topology.
Figure 1. 12. ..... 13
3 level AnPC BTB topology.
Figure 1.13 ..... 13
3 LeVEL ANPC BTB TOPOLOGY.
Figure 1. 14 ..... 14
HIGH POWER APPLICATIONS FOR SIC.
Figure 1.15 ..... 15
KEY PHYSICAL CHARACTERISTICS OF SILICON CARBIDE AND GALLIUM NITRIDE, NORMALIZED TO SILICON.
Figure 1.16 ..... 16
SILICON AND SILICON CARBIDE DRIFT LAYER THICKNESS COMPARISON FOR THE SAME BLOCKING VOLTAGE.
Figure 1.17 ..... 16
SILICON AND SILICON CARBIDE SPECIFIC ON RESISTANCE COMPARISON FOR DIFFERENT BREAKDOWN VOLTAGES.
Figure 1.18 ..... 18
SI AND SIC HIGH POWER MODULES FORWARD CHARACTERISTICS COMPARISON.
Figure 1. 19. ..... 19
SI AND SIC HIGH POWER MODULES SWITCHING CHARACTERISTICS COMPARISON.
Figure 1.20 ..... 20
COMMERCIAL SIC MOSFET HALF BRIDGE MODULES, IN PRODUCTION (DOTS) AND UNDER DEVELOPMENT (TRIANGLES). Figure 1.21 ..... 23
SST CONFIGURATION.
Figure 1.2224
Electric drive systems‘ main components.Figure 1.2326
Railway electric systems' main components.
Figure 1. 24 ..... 28
POWER CONSUMPTION RATE OF HOME APPLIANCES.
Figure 1.25 ..... 29
AEP GAIN DEPENDING ON THE ANNUAL AVERAGE WIND SPEED OF THE LOCATION FOR SIC TECHNOLOGY.Figure 1.26.29
AEP GAIN PERCENTAGE DEPENDING ON THE AVERAGE ANNUAL WIND SPEED OF THE LOCATION FOR SIC, USING AS REFERENCE THE CURRENTLY USED SI IGBTS
Figure 2. 1 ..... 35
LCOE CALCULATION ALGORITHM.
Figure 2.2. ..... 37
2 LOPOLOGY, (A) PHASE BRANCH DIAGRAM, (B) GATE ORDERS ( $\mathrm{G}_{\mathrm{T} 1, \mathrm{GT} 2)}$ ) AND PHASE VOLTAGE ( $\mathrm{V}_{\mathrm{PH}}-\mathrm{O}$ ) WAVEFORMS. FIGURE 2. 3 ..... 38
3L NPC TOPOLOGY, (A) DIAGRAM, (B) WAVEFORMS. FIGURE 2. 4. ..... 39
3L ANPC TOPOLOGY, (A) DIAGRAM, (B) WAVEFORMS.Figure 2.540
3L NPP TOPOLOGY, (A) DIAGRAM, (B) WAVEFORMS.
FIGURE 2. 6. ..... 43
Modeled Forward characteristics of the baseline semiconductor. Figure 2. 7. ..... 44
Modeled switching characteristics of the baseline semiconductor.
Figure 2. 8. ..... 53
POWER OF THE CONFIGURATIONS IMPROVING THE LCOE OF THE BASELINE WITH THE CURRENT COST OF THE SEMICONDUCTORS
Figure 2. 9. ..... 53
Voltage of the configurations improving the LCoE of the baseline with the current cost of the SEMICONDUCTORS.
Figure 2. 10 ..... 54
TOPOLOGY OF THE CONFIGURATIONS IMPROVING THE LCOE OF THE BASELINE WITH THE CURRENT COST OF THE SEMICONDUCTORS.
FIGURE 2. 11 ..... 54
SEmiconductors of the configurations improving the LCoE of the baseline with the current cost of the SEMICONDUCTORS
Figure 2. 12 ..... 55
TOPOLOGIES OF THE CONFIGURATIONS WITH SIC SEMICONDUCTORS IMPROVING THE LCOE OF THE BASELINE, WITH HALF OF THE CURRENT COST OF THE SIC SEMICONDUCTORS.
Figure 2. 13 ..... 56
Semiconductor voltage levels of the configurations with SiC improving the LCoE of the baseline, with half of the Current cost of the Sic semiconductors.
Figure 2. 14 ..... 56
LCoE difference for the most interesting configurations, considering cost reduction in sic semiconductors AND THE EFFECT OF SWITCHING FREQUENCY.Figure 3. 1.61
DESIGNED TEST BENCH CONFIGURATION WITH REGENERATIVE DC LINK REGULATOR AND REPLACEABLE MODULES, (A) 3 LEVEL CONVERTER, (B) 2 LEVEL CONVERTER AND (C) GENERAL DIAGRAM WITH THE MAIN MEASURED POWER VARIABLES.
Figure 3.263
Agileswitch 2ASC-12A1HP/17A1HP DRIVER WITH THE ADAPTER BOARD FOR 62 MM MODULES.
Figure 3.3. ..... 66
EFFECTIVE COOLING AREA OCCUPATION REPRESENTATION DIAGRAM FOR, (A) TWO LEVEL CONVERTER AND (B) THREE LEVEL CONVERTER
Figure 3.4 ..... 67
Selected cooling systems for, (A) TWO level converter and (b) three level converter. Figure 3.5 ..... 71
POWER MODULES DRIVING SCHEME.
Figure 3. 6. ..... 72
DESIGNED CONTROL BOARD.
Figure 3. 7 ..... 73
SIMULATED TURN OFF VOLTAGE COMPARING DIFFERENT POWER LOOP INDUCTANCES.
Figure 3. 8. ..... 74
High power SiC modules packages detailed pinout comparison, (a) HT-3000 series, (b) 62 Mm. Figure 3. 9. ..... 75
SINGLE-PHASE 3L ANPC, (A) TOPOLOGY WITH LOW SIDE SWITCHING LOOPS, (B) MODULATION AND PHASE VOLTAGE. Figure 3. 10 ..... 76
TWO-LAYER BUSBAR STRUCTURE WITH OPPOSITE CURRENTS.
Figure 3. 11 ..... 76
Normalized inductance depending on the angle between currents $\Phi$.
Figure 3. 12 ..... 77
3-LEVEL ANPC PHASE LEG FORMATION OPTIONS CONSIDERING PARASITIC INDUCTANCES, (A) NON-OPTIMIZED PHASE LEG, (B) OPTIMIZED PHASE LEG.
Figure 3. 13 ..... 78
62 MM MODULE PLACEMENT OPTIONS CONSIDERING CURRENT PATHS IN BUSBAR LAYERS, (A) VERTICAL PLACEMENT, (B)ROTATED MODULE PLACEMENT, (C) ROTATED AND SHIFTED MODULE.
Figure 3. 14 ..... 79
CAPACITOR PLACEMENT OPTIONS, (A) SINGLE CAPACITOR, (B) PARALLEL CAPACITORS, (C) OPTIMIZED PARALLEL CAPACITORS.
Figure 3. 15 ..... 80
NeUTRAL LAYER DESIGN OPTIONS WITH THE EXPECTED CURRENT PATHS OF THE LOW LONG SWITCHING LOOP, (A) NON- OPTIMIZED NEUTRAL LAYER, (B) OPTIMIZED NEUTRAL LAYER
Figure 3.16 ..... 81
MANUFACTURED BUSBAR WITH ITS LAYERS, (A) TOP VIEW, (B) BOTTOM VIEW. Figure 3. 17. ..... 82
Busbar impedance testing, (A) high side short loop, (B) low side long loop. Figure 3. 18 ..... 83
SINGLE CAPACITOR PARASITIC INDUCTANCE MEASUREMENT.
Figure 3. 19 ..... 84
NON-OPTIMIZED NEUTRAL LAYER INDUCTANCE MEASUREMENT WITH BYPASS CABLE.
Figure 3. 20. ..... 86
DOUBLE PULSE TEST DIAGRAM, (A) THE SETUP, (B) WAVEFORMS OF THE DIFFERENT ELEMENTS. Figure 3. 21 ..... 87
Physical configuration of the current measurement on 62 Mm modules.
Figure 3.22 ..... 87
DATA ACQUISITION FROM THE TURN OFF WAVEFORM IN A DPT TO CALCULATE THE LOOP INDUCTANCE.
Figure 3.23 ..... 88
THE TURN OFF OF THE SHORT LOOP FOR DIFFERENT CURRENTS
Figure 3. 24 ..... 89
THE TURN OFF OF THE LONG LOOP FOR DIFFERENT CURRENTS.
Figure 3. 25 ..... 90
THE TURN OFF OF THE SHORT LOOP WITH THE OPTIMIZED CAPACITORS, AND THE SINGLE CAPACITOR FOR DIFFERENT CURRENTS
Figure 3. 26 ..... 92
2 LEVEL CONVERTERS SWITCHING LOOPS.
Figure 3.27 ..... 92
2 LEVEL CONVERTER MODULE PLACEMENT
Figure 3. 28 ..... 93
CAPACITOR PLACEMENT IN THE 2L CONVERTER.
Figure 3. 29 ..... 94
2L CONVERTER RECEPTION, (A) THE BUSBAR WITH THE CAPACITORS AND (B) THE 62 MM MODULES READY TO ASSEMBLE.
Figure 3. 30 ..... 95
2L CONVERTER PROTOTYPE.
Figure 3. 31 ..... 95
3L CONVERTER PROTOTYPE.
Figure 3. 32 ..... 96
MEASURED TURN OFF TRANSIENT V $\mathrm{V}_{\mathrm{DS}}$ WAVEFORM UNDER 750 V DC VOLTAGE IN THE TWO LEVEL CONVERTER FOR DIFFERENT CURRENTS
Figure 3. 33 ..... 98
3L CONVERTER CONTINUOUS TEST AT MAXIMUM POWER, A) AT 2.5 kHz AND B) AT 10 kHz SWITCHING FREQUENCY. Figure 3. 34 ..... 98
Measured voltage unbalance per unit, depending on the fundamental frequency and switching frequency RATIO
Figure 3.35 ..... 99
2L CONVERTER CONTINUOUS TEST AT MAXIMUM POWER, A) AT 2.5 kHz AND B) AT 10 kHz SWITCHING FREQUENCY. Figure 4. 1 ..... 104
COOLING SYSTEM MODELS, (A) FOR THE 2L CONVERTER AND (B) FOR THE 3L CONVERTER.
Figure 4.2 ..... 105
COST OF COMMERCIAL COOLING SYSTEMS DEPENDING ON THEIR THERMAL RESISTANCE. Figure 4.3. ..... 106
REQUIRED VOLUME OF THE THREE INDUCTORS, DEPENDING ON THE SWITCHING FREQUENCY AND CONVERTER LEVEL.
Figure 4.4. ..... 106
Cost of single commercial inductors depending on their volume. Figure 4.5. ..... 107
COST OF SINGLE COMMERCIAL CAPACITORS DEPENDING ON THE CAPACITANCE.
Figure 4. 6. ..... 107
COST OF THE OUTPUT FILTER DEPENDING ON THE SWITCHING FREQUENCY AND CONVERTER TOPOLOGY.
Figure 4.7 ..... 109
Weibull wind speed distributions used for AEP calculations.
Figure 4.8. ..... 110
EfFICIENCY TESTS OF THE BASELINE (2L SI) CONFIGURATION, (A) FOR DIFFERENT OUTPUT POWERS AT 2.5 KHZ SWITCHING FREQUENCY AND (B) FOR DIFFERENT SWITCHING FREQUENCIES AT MAXIMUM OUTPUT POWER.
Figure 4.9. ..... 110
EFFICIENCY TESTS OF THE BASELINE CONFIGURATION FOR DIFFERENT OUTPUT POWERS AND SWITCHING FREQUENCIES. Figure 4. 10. ..... 113
EFFICIENCY TESTS OF THE 2 L WITH SIC CONFIGURATION, (A) FOR DIFFERENT OUTPUT POWERS AT 2.5 KHz SWITCHING FREQUENCY AND (B) FOR DIFFERENT SWITCHING FREQUENCIES AT MAXIMUM OUTPUT POWER.
Figure 4. 11 ..... 114
EFFICIENCY TESTS OF THE $2 L$ CONFIGURATION WITH SIC FOR DIFFERENT OUTPUT POWERS AND SWITCHING FREQUENCIES.
Figure 4. 12. ..... 116
Efficiency tests of the 3L With Si configuration, (A) for different output powers at 2.5 KHz SWITCHing FREQUENCY AND (B) FOR DIFFERENT SWITCHING FREQUENCIES AT MAXIMUM OUTPUT POWER. ..... 117
EFFICIENCY TESTS OF THE 3L CONFIGURATION WITH SI FOR DIFFERENT OUTPUT POWERS AND SWITCHING FREQUENCIES. Figure 4. 14 ..... 119
EFFICIENCY TESTS OF THE 3L WITH SIC CONFIGURATION, (A) FOR DIFFERENT OUTPUT POWERS AT 2.5 kHZ SWITCHING FREQUENCY AND (B) FOR DIFFERENT SWITCHING FREQUENCIES AT MAXIMUM OUTPUT POWER.
Figure 4. 15 ..... 120
EFFICIENCY TESTS OF THE 3L CONFIGURATION WITH SIC FOR DIFFERENT OUTPUT POWERS AND SWITCHING FREQUENCIES.
Figure 4. 16. ..... 123
The evolution of the LCoCE difference depending on the cost of the SiC.
Figure 4. 17 ..... 126
LCOCE DIFFERENCE RESPECT TO THE BASELINE OF THE CONFIGURATIONS FROM THE LCOE CALCULATION TOOL, FOR DIFFERENT COSTS OF THE SIC SEMICONDUCTORS.
Figure 4. 18 ..... 127
LCOCE DIFFERENCE RESPECT TO THE BASELINE OF THE LABORATORY PROTOTYPES, FOR DIFFERENT COSTS OF THE SIC SEMICONDUCTORS.
Figure 5. 1 ..... 131
CIRCUIT SCHEMATIC USED TO EXPLAIN THE FALSE TURN ON PHENOMENON, WITH THE CONSIDERED PARASITICS AND PARAMETERS.
Figure 5. 2. ..... 137
Desat detection circuit.
Figure 5. 3. ..... 138
Desat detection circuit under a turn off of the SiC MOSFET, with the displacement current through the JUNCTION CAPACITANCE.
Figure 5. 4 ..... 143
Perturbation in the measured circuit due to the introduction of (a) voltage and (b) Current probes. Figure 5.5 ..... 144
DISTORTION OF THE ORIGINAL SIGNAL DUE TO THE MEASUREMENT SYSTEM
Figure 5. 6. ..... 144
Simulated effect of the input capacitance of the voltage probe when measuring the Vds of a fF6MR12KM1 Sic MODULE.
Figure 5. 7 ..... 145
Simulated effect of the stray inductance of the current probe when measuring the Vds of a ff6Mr12KM1 Sic MODULE.
Figure 5. 8. ..... 145
Perturbation in the measured circuit due to the reference connection loop, (a) alligator cilp with large INDUCTANCE, (B) SPRING CLIP WITH LOW INDUCTANCE AND (C) THE EQUIVALENT CIRCUIT OF A VOLTAGE PROBECONSIDERING THE REFERENCE CONNECTION LOOP.
Figure 5. 9 ..... 146
Simulated effect of the input capacitance of the voltage probe when measuring the Vce of a fF200R12KT4 Si IGBT MODULE.
Figure 5. 10 ..... 146
Simulated effect of the stray inductance of the current probe when measuring the Vce of a fF200R12KT4 Si IGBT MODULE.
Figure 5. 11 ..... 148
PRoposed RC DIVIDER FOR THE USE OF PASSIVE PROBES.

Figure 5. 12.
THE HYBRID ELECTRIC AND CALORIMETRIC POWER LOSS CALCULATION SYSTEM, (A) FIRST STAGE WITH THE DUT OFF, AND (B) SECOND STAGE WITH THE DUT ON.

## List of tables

Table I. ..... 17
SELECTED SI AND SIC HIGH POWER MODULES FOR COMPARISON.
Table II. ..... 21
Commercial high power sic MOSFET half bridge module packages.
TABLE III. ..... 36
Required DC voltage for each grid voltage
Table IV ..... 37
2LTOPOLOGY SWITCHING STATES.
Table V ..... 38
3L NPC TOPOLOGY SWITCHING STATES.
Table VI. ..... 39
3L ANPC TOPOLOGY SWITCHING STATES.
Table VII ..... 40
3L NPP TOPOLOGY SWITCHING STATES.
Table VIII. ..... 41
CONSIDERED SEMICONDUCTORS
Table IX. ..... 41
Considered 100FIT AND AMBITIOUS 100FIT VALUES FOR EACH SEMICONDUCTOR VOLTAGE STANDARD.
Table X. ..... 41
Required number of semiconductors in series for each grid voltage.
TABLE XI ..... 48
CONSIDERED SEMICONDUCTOR COST NORMALIZED TO THE RATED CURRENT.
Table XII ..... 57
EFFECT OF THE ANALYZED CONFIGURATIONS ON THE COMMERCIAL INDICATORS, COMPARED TO THE BASELINETable XI62
Selected 62 mm modules
TAble XII ..... 64
DC-LINK CAPACITOR REQUIREMENTS FOR A 1 MF CAPACITANCE.
Table XIII ..... 65
SELECTED CAPACITORS FOR THE TEST BENCH.
Table XIV. ..... 65
MAXIMUM POWER LOSSES AND THE REQUIRED THERMAL RESISTANCE PER CONVERTER.
Table XV ..... 66
MAXIMUM POWER LOSSES AND THE REQUIRED THERMAL RESISTANCE PER CONVERTER.
Table XVI. ..... 67
CALCULATED REQUIRED MAXIMUM DC-LINK DISCHARGE RESISTANCE FOR BOTH CONVERTERS
Table XVII ..... 68
Selected DC-Link discharge resistors and the characteristics of the system.
Table XVIII. ..... 68
SELECTED VOLTAGE SENSOR TO MEASURE THE OUTPUT VOLTAGE.
Table XIX ..... 68
Selected voltage sensor to measure the DC-link voltage.
Table XX. ..... 69
SELECTED CURRENT SENSOR TO MEASURE THE OUTPUT PHASE CURRENT. Table XXI. ..... 70
SELECTED CURRENT SENSOR TO MEASURE THE OUTPUT PHASE CURRENT.
Table XXII. ..... 75
Single-phase 3L ANPC, (A) tOPOLOGY WITH LOW SIDE SWITCHING LOOPS, (B) MODULATION AND PHASE VOLTAGE. Table XXIII ..... 77
RESULTING TOTAL INDUCTANCE FOR CONSIDERED PHASE LEG OPTIONS.
Table XXIV. ..... 82
SYMMETRY TEST RESULTS AND ASYMMETRY COMPARISON.
Table XXV ..... 83
CAPACITOR PLACEMENT TEST RESULTS.
Table XXVI. ..... 84
Neutral layer optimization test results.
Table XXVII ..... 85
LOOP INDUCTANCE COMPARISON CONSIDERING MODULES.
Table XXX ..... 86
Selected voltage and current probes
Table XXXI ..... 88
THE SHORT LOOP CALCULATED INDUCTANCE BY SWITCHING EVALUATION FOR DIFFERENT CURRENTS.
TABLE XXXII ..... 89
THE LONG LOOP CALCULATED INDUCTANCE BY SWITCHING EVALUATION FOR DIFFERENT CURRENTS.
Table XXXII ..... 91
THE SHORT LOOP CALCULATED INDUCTANCE BY SWITCHING EVALUATION FOR DIFFERENT CURRENTS WITH A SINGLE CAPACITOR.Table XXXIV.102
TEST OPERATION POINTS FOR ALL THE STUDIED CONFIGURATIONS.
Table XXXV ..... 111
BASELINE CONFIGURATION CONVERTER OPTIMIZATION SUMMARY. Table XXXVI. ..... 112
BASELINE CONFIGURATION COST BREAKDOWN AT 2.5 kHz AND 10 kHz SWITCHING FREQUENCY.
Table XXXVII ..... 112
LCOCE OF THE BASELINE CONFIGURATION.
Table XXXVIII. ..... 114
2L CONFIGURATION WITH SIC CONVERTER OPTIMIZATION SUMMARY.
Table XXXIX. ..... 115
2L CONFIGURATIONS WITH SIC COST BREAKDOWN, AT 2.5 kHz AND 10 KHz SWITCHING FREQUENCIES.
Table XL ..... 116
LCOCE OF THE 2L CONFIGURATION WITH SIC.
Table XLI ..... 117
3L CONFIGURATION WITH SI CONVERTER OPTIMIZATION SUMMARY.
Table XLII. ..... 118
3L CONFIGURATIONS WITH SI COST BREAKDOWN, AT 2.5 kHz AND 10 kHz SWITCHING FREQUENCIES.
Table XLIII ..... 119
LCoCE of the 3L configuration with Si.
Table XLIV ..... 120
3L CONFIGURATION WITH SIC CONVERTER OPTIMIZATION SUMMARY.
Table XLV ..... 121
3L CONFIGURATIONS WITH SIC COST BREAKDOWN, AT 2.5 kHz AND 10 kHz SWITCHING FREQUENCIES.
Table XLVI. ..... 122
LCoCE OF THE 3L CONFIGURATION WITH SIC.
Table XLVII. ..... 125
The Forced and considered parameters in the LCoE calculation tool.
Table XLVIII ..... 132
CRITICAL VARIABLES AFFECTING THE FALSE TURN ON AND ITS CLASSIFICATION.
Table XLIX. ..... 133
RISE AND FALL TIME COMPARISON BETWEEN EQUIVALENT 1.2 kV SIC MOSFETS AND SI IGBTS, AT MAXIMUM CURRENT AND 600 VDC.
Table L ..... 135
Critical variables affecting the overshoot and its classification.
Table LI. ..... 136
SI AND SIC HIGH POWER MODULES DI/DT COMPARISON, WITH THE MAXIMUM ALLOWABLE INDUCTANCE IN THE SWITCHING LOOP TO OPERATE AT 50 \% OF VOLTAGE DERATING.
Table LII ..... 141
Si and SiC high power modules rise time comparison, with the required voltage probe bandwidth. Data obtained FROM DATASHEETS.
TABLE LIII ..... 141
SI AND SIC HIGH POWER MODULES DI/DT COMPARISON, WITH THE REQUIRED CURRENT PROBE USEABLE RISE TIME. DATA OBTAINED FROM DATASHEETS AND LABORATORY TESTS
Table LIV ..... 142
Several voltage probes available in the market.
Table LV ..... 143
Several current probes available in the market.

## GLOSSARY

## LIST OF ABBREVIATIONS

## 2L

3L
3L ANPC
3L NPC
3L NPP
AC
AEP
BC
BoM
BTB
Capex
DC
Desat
DFIG
DPT
DSP
DUT
EMC
EMI
ESL
ESS
FC
GaN
IGBT
LCoCE
LCoE
LED
LFT
LuT
LV
MEA
MFT
MOSFET
MV
Opex
PFC
PM
PV
PWM
R\&D

## rms

Si
SiC
SOA
SST
WBG
WES
WT

Two level
Three level
Three level active neutral point clamped
Three level neutral point clamped
Three level neutral point piloted
Alternating current
Annual energy production
Business case
Bill of materials
Back to back
Capital expenditure
Direct current
Desaturation
Doubly fed induction generator
Double pulse test
Digital signal processor
Device under test
Electromagnetic compatibility
Electromagnetic interference
Equivalent series inductance
Energy storage system
Full converter
Gallium nitride
Insulated gate bipolar transistor
Levelized cost of conversion energy
Levelized cost of energy
Light emitting diodes
Low frequency transformer
Lookup table
Low voltage
More electric aircraft
Medium frequency transformer
Metal oxide semiconductor field effect transistor
Medium voltage
Operation expenditure
Power factor correction
Permanent magnet
Photovoltaic
Pulse width modulation
Research and development
Root mean square
Silicon
Silicon carbide
Safe operation area
Solid state transformer
Wide bandgap
Wind energy system
Wind turbine


## 1.Introduction

### 1.1. Background

Humanity is looking for a world where human habitants are safe and sustainable, and where there is universal access to affordable, reliable and sustainable energy, according to Agenda 2030 [1]. In addition, technological and scientific innovation in medicine and energy is considered key to develop knowledge in societies.
The power grid was called "the largest, most complex machine ever devised by man" by Charles Steinmetz in the early 1900s, and its complexity has been increasing since then [2]. The systems basic characteristics since the early days have been 3-phase AC constant voltage, using AC synchronous machines, running at constant frequency, transmitting power over significant distances [3]. However, even if today the power system is expected to integrate a variety of AC and DC sources, together with micro grids and distributed consumption and generation, the grid still requires the bulky power back up of AC synchronous generators.
With the increasing concern about environmental issues, such as carbon emissions, the global climate change and energy security, the before mentioned change is accelerated. Based on stated policies, various initiatives are to be considered in order to achieve a reduction in carbon emissions, such as avoiding the increasing energy demand, using bio energy, electrification of remote or rural areas and increasing the performance of energy consuming devices [4].
This work collaborates on the technological transition our society will face in the following years. Improving renewable energy systems is the way this author has found to make a contribution to the world.

### 1.2. Renewable energies

The energy consumption in the world is increasing constantly, and it has grown more than $17 \%$ in the last decade [5]. Although some regions like Europe are taking measures to control the consumption growth, the worldwide overall consumption is increasing, as can be seen in Figure 1. 1. Due to the worldwide pandemic in 2020, the energy consumption around the world has decreased, but is expected to increase again in the year 2021 [6]. For this reason, this analysis will focus on the previous years' trend.
Renewable energies are vital to satisfy the energy demand. By 2030 in particular, United Nations want to increase substantially the share of renewable energy in the global energy mix, while doubling the global rate of improvement in energy efficiency [1]. To do so, it is understood the need to enhance international cooperation, promoting investment in energy infrastructure and research in energy technology.


Figure 1. 1.
Worldwide energy consumption evolution in different geographical regions [6].

### 1.2.1. Renewable energies worldwide

Even if it is increasing, as shown in Figure 1. 2, the share of renewable energy production in the world is still below $5 \%$. With the current structure, sectors like transport cannot be supplied by renewable means, increasing the dependency on oil. If biofuels are not considered, the contribution of renewable energies in this sector is negligible at $0.3 \%$. Another example is heating, which is responsible for the $51 \%$ of the energy consumption in the world. Renewable energy only contributes with $2.9 \%$ toward the total [7].


Figure 1. 2.
Worldwide renewable energy share for 2018 and 2019 in different geographical regions [5].
Electricity production is the sector with the highest renewable energy integration. The renewable production share in electricity production was $27.3 \%$ in 2019 [7]. This percentage means an increment of $1.1 \%$ with respect to 2018 [8]. Figure 1.3 shows the dominance of wind and solar photovoltaic (PV) power (excluding hydro power) among the renewable energies. Both wind and solar PV energy generation are increasing since the 2000 s, with growth especially significant since 2010. Both energy sources generated more energy than the rest of renewable energies together [9], which shows that these technologies are the most promising ones for the near future.


Figure 1. 3.
Generated energy by source and year [9].

### 1.2.2. Renewable energies economy

Worldwide investment in solar PV and wind energy has been also growing during the last decade, shown in Figure 1. 4. The higher investment leads to a reduction in the cost of solar PV modules per watt. The same effect can be seen in Figure 1.5 with wind energy project costs per kW in the United States. This makes solar PV and wind energy more competitive with respect to other energy sources.


Figure 1. 4.
Evolution of the worldwide investment in solar PV and wind energy [9].


Figure 1.5.
Evolution of the cost of solar PV modules and wind energy projects [9].

### 1.2.3. Levelized cost of energy

The market competiveness of an energy source can be evaluated by using the levelized cost of energy (LCoE) metric. The LCoE is defined by the ratio of the total cost of an energy system and the total energy generated over the lifetime of the system [10]. The estimation of the LCoE requires combined efforts from economists and engineers, exchanging technical and economic data between them.
Due to the complexity of the calculation, together with the multiple factors affecting the metric, the estimation ends up being a broad list of assumptions. This is why LCoE calculations are done in a best-worst scenario, obtaining a value band instead of a single value. According to the latest estimations carried out in 2019 [11], the renewable energies can already compete with conventional energy sources.
Utility scale renewable energies, like solar PV and wind already outperform most of the conventional generation systems in the whole LCoE band, as shown in Figure 1. 6. However, low annual energy production (AEP) penalizes rooftop residential and community scale PV.


Figure 1. 6.
LCoE evolution of solar PV, wind energy and coal [11].
Governments and organizations are offering subsidies to support renewable energies, as demanded in the 2030 Agenda [1] or Horizon Europe [12] initiatives. These economic plans and subsidy policies can further reduce the LCoE of renewable energies, when compared to conventional generation systems. These last ones do not receive any economic help, due to the world's need to reduce carbon emissions and revert global climate change. Because of its high initial cost, in installation and construction, offshore wind generation is the renewable energy that could benefit the most from subsidies.
In addition, conventional generation systems' LCoE calculation is sensitive to fuel price. This effect can vary the profitability of conventional generation, increasing the risk of a certain investment. Renewable energies do not suffer from this effect. The fuel price variations are common, and can be caused by various factors [13]. Some of those factors are the irregular or random events occurring in the world [14], like the COVID pandemic suffered in 2020. Some others are speculation activities [15], global economic activities [16], or social and political behaviors of countries and nations [17]. All these factors contribute to the uncertainty about the price of the fuel, making conventional generation LCoE and profitability variable and unpredictable in some cases.
Depending on the technological maturity of a certain energy generation system and its particular characteristics, the LCoE evolution in time is different. Two main trends can be identified. Those which are nearly stable in time, due to their technological maturity, such as conventional energy generation sources. Others are decreasing in time, like wind and solar PV. The decreasing rate of wind power is smaller due to the maturity of the technology, already developed in the 1970s. However, improvements in the system decrease the LCoE year by year. In the case of solar PV, the decrement rate was very fast in the early 2010s, and is reaching more steady rates nowadays. Wind energy and solar PV are competing at the present moment to become the most profitable energy generation system.

### 1.3. Wind energy

In 2008, the U.S. Department of Energy said it is feasible to generate $20 \%$ of the energy in the United States using wind by 2030 [18]. This statement is based on the exponential growth the wind energy is experiencing, together with the rapid pace of its integration into
the energy mix. This goes together with the increased single turbine capacity. When wind power began in the 1970s, wind turbines were rated in tens of kilowatts [2]. However, the rated power is increasing, arriving to the highly anticipated 15-20 megawatt power wind turbines in 2020 [19].
Figure 1.7 shows wind energy is the most promising renewable energy source, because it is experiencing a regular growth every year. In addition, and unlike solar PV, wind energy can be available during the whole day, even at night. It also allows to still use the land under the wind towers, for agriculture for example. However, the variability of wind makes it highly unpredictable. Offshore wind farms have been developed looking for a more constant wind profile.


Figure 1. 7.
Annual growth for renewable electricity generation by source, 2018-2020 [20].

### 1.3.1. Wind energy configurations

The wind turbines market is dominated by variable speed wind turbines in more than $75 \%$ installations since the 2000s [21]. These wind turbines require power converters to control the power flow inserted in the grid [21]. The power converter is also needed to decouple the wind turbine from the electric grid. Current variable speed wind turbines configurations are mainly divided between full converter (FC) and doubly fed induction generators (DFIG) [22], [23].

### 1.3.1.1. DFIG

Currently the DFIG is the most adopted configuration, and has been used since the 2000s [24]. As shown in Figure 1. 8, the converter processes only the current and power of the rotor, so the speed of the blades can be controlled in the optimum speed. By doing so, the energy output of the system is maximized [22]. The stator is directly connected to the grid, so the power converter is only rated for the 25-30 \% of the total power of the system.


Figure 1. 8.
Variable speed wind turbine system, DFIG configuration.
The reduced power rating of the converter makes this configuration cost effective. In addition, the direct connection of the stator to the grid means the stator power is transferred to the grid without losses. The DFIG configuration has high total system efficiency. Due to the lower cost and better efficiency, this configuration has the best LCoE [22].
However, as the stator is linked to the grid, a mechanical gearbox is needed to increase the mechanical axis frequency to the grid electrical frequency. In addition, slip rings must be used to make electrical contact between the power converter and the rotor. These slip rings reduce the high voltage capability of the system. The additional mechanical parts reduce the reliability of this configuration, increasing the maintenance cost. The system is not fully decoupled from the grid, so the control of the DFIG configuration is limited.
This configuration is preferred in onshore wind energy. This is due to the high maintenance needs. The DFIG wind turbines need to be installed in locations with easy access. The better LCoE compensates the high maintenance costs in these type of locations.

### 1.3.1.2. Full converter

In the full converter configuration, the permanent magnet (PM) synchronous generator is the most commonly used one. As seen in Figure 1. 9, the power converter needs to process the full power of the system.


Figure 1. 9.
Variable speed wind turbine system, full converter configuration.
The full converter system is totally decoupled from the electric grid, meaning it provides full controllability with the best grid support [24]. It does not require any mechanical part or slip ring, so the reliability is better than in the DFIG. This lowers the maintenance costs. In addition, the lack of slip rings allows to operate at high voltage.
In FC configuration, the permanent magnet (PM) synchronous generator is the most commonly used one. The FC configuration with PM generators provide high reliability, no need of a gearbox, no slip rings and full controllability with best grid support [24]. All these characteristics make FC configuration best for offshore wind energy, due to its low maintenance. However, the configuration suffers from more stress in the power converter, high losses and high cost due to the full power rating of the converter so this configuration is not preferred in onshore [24].
However, this configuration has lower overall system efficiency because the power converter has to process the power of the whole system. The components also suffer from high stress. In addition, the cost of the system is higher due to the high power rating of the converter. The higher cost and lower efficiency lead to a worse LCoE when compared to the DFIG configuration.
The full converter configuration is preferred in locations with difficult accessibility, due to the low maintenance needs. High power systems also take advantage of the high voltage capability of the configuration. The before mentioned makes full converter configuration ideal for offshore wind energy. The low maintenance cost and high reliability compensate the lower LCoE in offshore.

### 1.3.2. Power electronics of wind energy

### 1.3.2.1. Back to back converters

The back to back (BTB) converters are symmetric converters with a capacitor bank in the middle. They perform AC-AC conversion with a DC stage in the middle, so the input and the output are decoupled. While one half performs rectification, the other performs inversion. They have a certain amount of energy storage in the DC link that can be used to
add extra features, like fault ride through. Both DFIG and FC configurations use this topology, because the main function in both systems is to decouple the grid from the wind turbine in some way. The only change is the power rating and the control of the converter.

### 1.3.2.2. Two level BTB

In large scale wind energy systems, for both FC or DFIG configurations, the 2 level BTB topology, shown in Figure 1. 10 is the most used one [25]. It consists on a half bridge on each side of the DC link. This converter can synthesize two voltage levels in the output, being those the positive and negative voltages of the DC link.


Figure 1. 10.
2 level BTB topology.
Its main advantage is its simplicity. In addition, the low component count makes it a cost effective solution. Finally, and as it only has one switch in the conduction path of the current, the conduction losses of this topology are low.
However, the components suffer high stress so higher semiconductor ratings are needed. Also, the topology generates high $d V / d t$ because it can only synthesize two voltage levels. As the semiconductors are switching the full DC voltage, the switching losses are high. All the before mentioned makes the 2 level BTB converter a low efficiency solution in high power.

### 1.3.2.3. Improved two level BTB

Modular strategy, using the multi cell topology shown in Figure 1.11 is used to improve the 2 level BTB performance in high power. This strategy allows to reduce the power rating of each cell [19], [26].


Figure 1. 11.
Multi cell 2 level BTB topology.
The multi cell strategy allows to have optimum performance by each module, and it is a widely used strategy in wind energy. In addition, system level benefits are obtained if special switching patterns are used to interleave the output voltage levels [27]. These benefits can bring reductions in the output filter.
Although the multi cell strategy improves the performance of the 2 level BTB converter, it also increases its complexity. In addition, the cost of the system is higher because the component count is increased. Finally, unwanted circulating current can occur between cells so large coupling inductors are required to suppress them [28].

### 1.3.2.4. Multilevel BTB

Due to the before mentioned problems of the 2 level BTB converter in large scale wind turbines, multilevel topologies could become the preferred option in these applications [29][32]. These topologies can synthesize three voltage levels in the output, including the 0 V level. Even if several level topologies can be used, the most common ones are three level topologies, to keep simplicity and component count low. Among these, the 3 level neutral point clamped (3L NPC) in Figure 1. 12 and its evolution, the 3 level active neutral point clamped (3L ANPC) in Figure 1. 13 are the most common ones [24], [25]. Both topologies need a 3 level branch in each side of the DC link, in order to create the BTB converter.


Figure 1. 12.
3 level NPC BTB topology.


Figure 1. 13.
3 level ANPC BTB topology.
Each semiconductor is switching only half of the DC voltage, so the switching losses are reduced. Moreover, the multilevel topologies have lower $d V / d t$ and voltage stress for components. This allows to use lower rating components, which are cheaper and have better performance. Finally, output filters can be reduced due to the better harmonic content of the output voltage. These topologies are used in high voltage applications, dividing the voltage of the application between several semiconductors.
However, each branch needs more components, increasing the cost of the system. The complexity and the switching patterns are also higher. As the DC link is divided, DC link voltage balancing strategies are required and need to be considered in the switching pattern, further adding to the complexity [33]-[36].

### 1.3.3. Levelized cost of energy for wind energy

As the renewable energy industry is a very competitive market, manufacturers want to improve LCoE of their products. Even a slight change in the LCoE can make a big difference in the profitability of their products. The main strategy to date has been to increase the power of the wind turbines, introducing modular strategies. Another successful strategy is
to improve the reliability, reduce maintenance costs or even introduce extra features to improve LCoE.
Finally, a new trend is to investigate the introduction of new technologies or semiconductors. In the new generation of semiconductors, the most promising wide bandgap (WBG) semiconductor for high power applications such as wind energy are the silicon carbide ( SiC ) ones, as shown in Figure 1. 14.


Figure 1.14
High power applications for SiC [37].

### 1.4. Silicon carbide semiconductors

Silicon carbide has better physical characteristics than silicon ( Si ) for its use in power electronics [38]. Different polytypes exist, and their physical characteristics differ widely between one another [38], [39]. 4 H and 6 H polytypes are most used in power electronics because they are the cheapest [36]. SiC is a strong candidate to replace silicon in high voltage and high power applications.

### 1.4.1. Physical characteristics of silicon carbide

Figure 1. 15 show the physical characteristics of silicon carbide and gallium nitride (GaN), normalized to silicon. These characteristics allow SiC to overcome the limits of power electronics with silicon.


Figure 1. 15.
Key physical characteristics of silicon carbide and gallium nitride, normalized to silicon [38].

### 1.4.1.1. Higher breakdown electric field

Higher breakdown electric field means it is possible to build semiconductors with higher blocking voltage with thinner drift layers, as shown in Figure 1. 16. This reduces the conduction resistance and losses, changing the silicon limits as seen in Figure 1. 17. The arrows show the design are that can be achieved with both technologies, extending the Si limits with SiC .


Figure 1. 16.
Silicon and silicon carbide drift layer thickness comparison for the same blocking voltage [40].


Figure 1. 17.
Silicon and silicon carbide specific on resistance comparison for different breakdown voltages [40].

### 1.4.1.2. Higher bandgap energy

Having higher bandgap energy than Si allows SiC to operate at higher temperature. Ideally, the temperature can increase up to $300{ }^{\circ} \mathrm{C}$, without changing its physical characteristics. This will reduce the cooling needs of the converter, and is a key factor in some applications that need to work in harsh environments.

### 1.4.1.3. Higher thermal conductivity

This characteristic means SiC has better capability to evacuate heat than Si . Again, this can reduce the cooling needs of the SiC converters. However, nowadays the thermal conductivity of SiC semiconductors is limited by the packaging. Currently the packaging materials are the same as for Si , limiting the thermal conductivity and not being designed for high temperature operation.

### 1.4.1.4. Higher electron saturation velocity and smaller chip area

Having high electron saturation velocity allows SiC semiconductors to switch conduction states faster. The less time is spent in the switching, the lower the switching losses are. To operate at higher switching frequency with SiC semiconductors is possible because the energy wasted in each switching is lower than with Si . High switching frequency brings system level benefits in power electronics. Reducing the total harmonic distortion of the synthesized output voltage and reducing the passive components size are the most significant ones.

### 1.4.2. High power silicon carbide semiconductors

The better physical characteristics of SiC allow to develop metal oxide semiconductor field effect transistors (MOSFET) with voltage and current rating of Si insulated gate bipolar transistors (IGBT). Manufacturers are developing full SiC modules equivalent in breakdown voltage and nominal current for high power applications, using Si traditional packages. Regarding diodes, Si fast recovery diodes will be replaced by SiC schottky diodes, with improved switching performance. Equivalent high power modules are analyzed and compared next, regarding their forward and switching characteristics. The selected modules and diodes are shown in Table I, with avt Si fast recovery diode the freewheeling diode in the Si IGBT modules.

Table I.
Selected Si and SiC high power modules for comparison.

| Technology | Manufacturer | Part number | Voltage <br> [V] | Maximum <br> DC current <br> [A] | Maximum <br> pulsed <br> current <br> [A] |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Si IGBT | Infineon | FF200R12KT4 | 1200 | 200 | 400 |
| SiC | Infineon | FF6MR12KM1 | 1200 | 250 | 500 |
| MOSFET | Infineon | FF200R12KT4 <br> freewheeling diode | 1200 | 200 | 400 |
| Si fast <br> recovery <br> diode | Microsemi | MSCDC200A120D <br> 1PAG | 1200 | 200 | 400 |
| SiC <br> Schottky <br> diode | Min |  |  |  |  |

### 1.4.2.1. $\quad \mathrm{SiC}$ vs Si comparison in forward conduction

Figure 1. 18 compares the forward characteristics of the selected high power Si and SiC modules. The MOSFET structure of SiC doés not suffer from direct voltage drop, so has low loss in conduction at low currents. However, at high current the performance is similar. The Si fast recovery diode is better in conduction, but the bidirectional capability of the SiC MOSFET limits the use of SiC schottky diode only to dead times.


Figure 1. 18.
Si and SiC high power modules forward characteristics comparison.

### 1.4.2.2. $\quad \mathrm{SiC}$ vs Si comparison in switching

Figure 1. 19 compares the forward characteristics of the selected high power Si and SiC modules. The main difference is the turn off, in where the SiC MOSFET does not suffer from any tail current. In the Si IGBT, the recombination of carriers results in a turn off 3.5 times slower. In addition, the gate charge is also 3.6 times higher for the Si IGBT. This characteristic makes the whole module slower.
In addition, the Si fast recovery diode has a $32 \mu \mathrm{C}$ recovery charge while the SiC schottky diodes' total capacitive charge is $0.89 \mu \mathrm{C}$. This allows the SiC schottky diode to switch faster and in a more efficient way than its Si counterpart. As a result, the SiC MOSFET is 4 times better in switching than the Si IGBT. Bringing high switching efficiency to high power applications is the most relevant contribution of high power SiC MOSFETs.


Figure 1. 19.
Si and SiC high power modules switching characteristics comparison.

### 1.4.2.3. Commercial high power SiC modules

SiC high power modules market grew $28 \%$ between 2016 and 2020, and is expected to grow $40 \%$ during 2021 and 2022 [41]. In addition, SiC device manufacturers have doubled in the last years [42]. The SiC MOSFET is identified as the most promising transistor technology regarding active switches [41]. The half bridge modules, consisting of two MOSFETs are the most interesting modules to be used in renewable energies. Figure 1. 20 shows the available high power SiC MOSFET half bridge modules, highlighting the different manufacturers. Dots represent the product is in production, already available for industry, while triangles mean the product is still under development but is expected to be available soon.


Figure 1. 20.
Commercial SiC MOSFET half bridge modules, in production (dots) and under development (triangles).
There are already various manufacturers involved in the SiC market. In addition, most of the products are available, or expected to be in production soon. Three voltage standards have been developed, based on the ones used for the Si IGBT technology. 1200 V is the one with the fastest development and the highest industrial demand.
The supply chain is very important for industry in order to have replaceable products. Equivalent modules with same package, developed by different manufacturers are specially interesting. Table II shows the package used by the commercialized high power half bridge modules, using SiC MOSFET technology. The manufacturers, together with voltage and current rating are also presented.

Table II.
Commercial high power SiC MOSFET half bridge module packages.


Most of the packages are only commercialized by one manufacturer. The exception is the 62 mm package, which is used by several manufacturers. This makes it perfect for industrial applications. The same package is used for 1200 V and 1700 V , with current ratings up to 485 A. For high power, the LinPak package is presented. It is also used by several manufacturers but it is still under development and can only be found on demand. The target application of this module is railway traction drives.

### 1.4.3. High power silicon carbide applications

The market of SiC semiconductors is increasing exponentially since the early 2010s. However, this technologys' massive adoption in industry is coming through the main market drivers [41]. These are expected to be solar PV, railway, motor drives and power supplies. Other applications like aerospace, which require high power density should also be mentioned.

### 1.4.3.1. Distribution applications

Power distribution nowadays is based on low frequency transformers (LFT) for voltage conversion [43]. Their operation frequency is 50 or 60 Hz , transforming the voltage from medium voltage (MV) levels ( $6-35 \mathrm{kV}$ ) to low voltage (LV) public grid ( 400 V ). These LFTs are operated in fixed voltage and power conditions, making easy to optimize their designs [44].
The LFT technology is mature and well settled. This makes it relatively inexpensive, highly robust and reliable [44]. In addition, the efficiency levels of LFTs are extremely high, up to $99.5 \%$, mainly because no switched devices are used [45].
However, their performance is highly affected when operated outside their optimum operation point. Voltage drops can occur under heavy loads, and they suffer high power losses in no load operation. They are sensitive to load imbalances, and do not provide overload protection. Due to the oil used for insulation, overheating can lead to fire hazards, and environmental concerns arise with its use [44].
The power distribution model is expected to change in the near future. Renewable energies need to be integrated, together with energy storage systems. Intelligent loads will be introduced, with distributed generation and consumption, needing local autonomous controls. These new features will need bidirectional power flow, with high bandwidth controls and communications. This new concept is called "Energy Internet" [44]. The LFT is not suitable for all the new functionalities, so the solid state transformer (SST) is proposed to integrate the future power distribution system [44], [45].
The SST is the electronic system that replaces the voltage conversion of LFT by medium frequency transformers (MFT), with the use of switched power electronics, as seen in Figure 1. 21.It can also bring additional functionalities due to its extended features like controllability. It has received various names through history, depending on its functions [44].


Figure 1. 21.
SST configuration [45].
However, the use of switched devices increases the losses of the system, not being able to match the high efficiency of the LFT. Due to high component count, the reliability and the cost of the system is also a major concern [46]. Finally, the thermal stress can also cause a reduced operational life of the SST.
The use of SiC devices is considered to reduce the losses of the system [43]-[45], [47][51]. Hybrid Si and SiC SST configurations are also considered, using only SiC in the MV side, making the most of the voltage blocking capability of SiC [43]. SiC seems the perfect technology to overcome the challenges the SST is facing nowadays, and is going to be an enabling technology for the power distribution system transformation in the future.
There are already SiC based distribution system prototypes. For example, GE designed a SST for substation services in 2011. It is a 1 MVA three-stage configuration. It has a 13.8 kV rated voltage and is operated at 20 kHz switching frequency with a MFT. High $97 \%$ efficiency is achieved without the need of oil, [45].To do so, 10 kV and 120 A SiC MOSFETs are used. $25 \%$ weight and $50 \%$ volume reduction are achieved with respect to the current LFT based solution. The MFT is designed with Nano-crystalline core, obtaining a reduction of $75 \%$ in weight and $50 \%$ in volume. Even if no oil is used, the device is efficiently running at only few degrees more than the conventional system, [52].

### 1.4.3.2. Electric vehicle

Current and future R\&D in electric vehicle field should focus on the development and optimization of the electric drive, shown in Figure 1. 22, [53]. This statement is done based on the highly ambitious technological targets proposed by Horizon 2020, USCAR, DOE and UN ESCAP, which target an increase in power density, reduction in power losses, cost reduction, thermal management simplification together with size and weight reduction.


Figure 1.22
Electric drive systems' main components [53].
Battery voltage will not exceed 1.5 kV in the near future, varying around 300 and 870 V typically. This is because operational security requirements would change in higher voltages. It is clear that two level topology will be predominant due to its simplicity and cost effectiveness in the presented voltage levels. In addition, and due to weight and size requirements, high speed electric machines will be introduced in the automotive industry. This will lead to an increased switching frequency demand. This makes the reduction of switching losses mandatory in power electronics. Current Si semiconductors cannot achieve these figures, so SiC devices are introduced in the system [53]. The current development scenario is perfect for the introduction of SiC semiconductors in the automotive industry.
The significant benefits presented before will introduce some new and demanding challenges for engineers. Efforts should be made on mechanical designs, to ensure the thermal cycling can be supported by all the components surrounding the electric power train. In addition, the fast switching of SiC semiconductors can increase electromagnetic compatibility issues. This will force to make a layout revision and optimization. Concepts like symmetric designs, for modularity and scalable solutions will be convenient.

There are several automotive inverters with SiC already in the market. [54] presents a SiC based inverter for automotive applications. Its focus is to achieve high power density, reaching the value of $34 \mathrm{~kW} / \mathrm{dm}^{3}$. The switching frequency is 40 kHz . Fraunhofer Institute has also developed a full SiC inverter for automotive application [55]. The selected semiconductors are Crees' Gen2 1.2 kV SiC MOSFETs, switched at 100 kHz , achieving a power density of $160 \mathrm{~kW} / \mathrm{dm}^{3}$. In [56] a high efficiency SiC inverter for electric vehicle applications is presented. 99.5 \% efficiency is achieved, with the use of 1.2 kV Cree SiC MOSFETs. The size is reduced by half, the peak loss to one third, and the average losses to one half, tested in an urban driving environment.
Finally, it is important to emphasize the fact that Tesla Model 3 is already using SiC MOSFETs for its main inverter [57]. ST Microelectronics was selected as the main supplier, thanks to its $650 \mathrm{~V} \mathrm{SiC} \mathrm{MOSFETs}$.Tesla Model 3 manufacturing prediction reaches 38000 total units, and considering each Tesla Model 3 uses 24 SiC MOSFET modules, the demand is guaranteed. Indeed, Infineon is also expected to catch-up and become a second supplier for Tesla. This is a clear sight that electric vehicles will be one of the main driving industrial applications in the SiC semiconductor market. As mass production of electric vehicles adopt SiC semiconductor technology, the manufacturers will have to innovate and develop competitive SiC products to keep-up with the market competiveness.

### 1.4.3.3. Railway traction

The load in railway traction can be single phase, with a variable consumption profile. In addition, AC and DC systems are combined, integrating energy storage systems, as shown in Figure 1. 23. The energy storage system (ESS) is typically based on on-board batteries, so a DC charger system is included. This converter must be bidirectional for regenerative operation modes. In addition, the railway electric system is a low voltage high current configuration, managing high power [58].

## Catenary



Figure 1. 23.
Railway electric systems' main components.
The main challenge is to reduce the size and weight of traction inverters in railway [59]. This can be done replacing complex multi-level converters with simple 2 level topologies, reducing the power stage. Reducing the losses can also minimize the volume of the cooling system. Finally, reducing peripherals is also considered.
High voltage and current ratings are the principal characteristics SiC modules should have for their adoption in railway application [60]. 3.3 kV SiC modules should be used for 1.5 kV railway applications, while 6.5 kV SiC modules should be used in 3 kV catenaries [61]. Finally, manufacturers are selecting the $100 \times 140 \mathrm{~mm}^{2}$ package to develop Si IGBTs, hybrid SiC and full SiC MOSFETs.
Even if the same package is used for the three different technologies, the switching
characteristics are completely different, so each technology should be designed accordingly [61]. In addition, SiC modules need paralleling to reach high current [62]. The power circuits, capacitors, busbars, gate drivers, cooling systems and layouts must be optimized.
Several power converters have been implemented with SiC for railway application to date. There are three different approaches. The first option is to incorporate it in the auxiliary inverter. The second one it to use it in the DC-DC converter that controls the energy storage system (ESS). The third is to incorporate it in the traction inverter.
Mitsubishi delivered the first SiC auxiliary power supply for traction, and is operated in the Tokyo metro [63]. It achieves $30 \%$ loss reduction, together with $20 \%$ size and $15 \%$ weight reduction. ALSTOM also designed a SiC auxiliary inverter that operates in the Milan metro [64]. 1.2 kV Cree SiC MOSFETs are used, switching at 15 kHz and using only air cooling. The DC-DC converter managing the ESS in a tram without catenary is designed with CREE's1.7 kV SiC MOSFETs in [65]. $70 \%$ inductor, 40 \% cooling system and $30 \%$ total volume reduction is achieved.
CAF improved the efficiency of the main inverter $4 \%$, reducing the weight $15.7 \%$ with the use if SiC [61]. The design uses 3.3 kV and 450 A Hitachi hybrid SiC modules. 3.3 kV and 1200 A hybrid SiC Hitachi modules are also used in [66]. The converter achieves $35 \%$ loss reduction as well as $60 \%$ weight reduction. Mitsubishi used full SiC MOSFETs to obtain 65 $\%$ total weight reduction in their propulsion system [67]. Finally, Bombardier tested a full SiC inverter in Stockholm between 2017 and 2018 [68]. They reported $35 \%$ energy reduction with 19 dB noise reduction. The full SiC inverter is $51 \%$ smaller and weights 22 \% less than the reference Si inverter. SiC application is already a reality in railway traction.

### 1.4.3.4. Aerospace

The more electric aircraft (MEA) is a wide research field related to aerospace [69]. It is based on changing the mechanic and hydraulic actuators around the airplanes by electric drives. MEA improves fuel efficiency, as well as reducing the maintenance costs of the previous systems [70]. Most of the introduced electric systems are DC-AC converters with power ranges around several kW. Fundamental output frequency of these systems is usually 400 Hz . Their main requirement is to obtain a minimized size and weight, achieving high efficiency to reduce fuel burn [69]. Another particular characteristic is the physical envelope requirements for the converters. This is due to the obligation to insert the converters in a fixed space inside the aircraft [71]. The reduced losses and cooling needs, together with the capability to operate at high switching frequencies make SiC a good candidate to use in aerospace [69].
There are several operating products such as the 50 kW 3 phase 2 level inverter designed for power density [72]. It achieves $97.8 \%$ efficiency switching at 100 kHz . A 50 kW SiC active rectifier is also used to generate the DC distribution line in the MEA [73]. It achieves 2.6 \% higher efficiency than Si, switching at 30 kHz . Finally, a 13 kW 2 level inverter is presented using SiC to optimize power density [71]. It achieves $17.5 \mathrm{~kW} / \mathrm{dm}^{3}$ power density with 97.6 \% efficiency. This converter is introduced inside a restricted envelope.

### 1.4.3.5. Home appliances

Power factor correction (PFC) circuits are in the input of most home appliances, and suffer from high losses [42]. Reducing the losses in this stage is key to improve the electronics in home appliances. In addition, Figure 1. 24 shows the air conditioner is the biggest consumption element in homes.


```
\(■\) Other \(\square\) Light \(■\) Television \(\square\) Refrigerator \(■\) Air conditioner
```

Figure 1. 24.
Power consumption rate of home appliances [74]
SiC can reduce the losses in PFC circuits, as well as in the compressor inverter of the air conditioning [74]. However, the high $d V / d t$ of SiC MOSFETs can affect the electromagnetic compatibility (EMC) of the systems [75]. Layouts must be optimized to prevent this issue. In addition, the cost difference with Si IGBTs in the 600 V range is a major concern for SiC application [76].
Some products are already using SiC MOSFETs in the PFC stage. 50 \% loss reduction is reported in [75]. [77] reduces turn off losses from 31 to 8 W switching from Si to SiC. In [74], $60 \%$ of the total losses are reduced in the air conditioning using hybrid SiC . Mitsubishi presented a full SiC module for air conditioning applications in 2014 [78]. $45 \%$ loss reduction is reported in the PFC stage. The use of SiC in the induction heating is also studied in [77], [79], [80]. Finally, light emitting diodes (LED) lighting application is studied achieving 94 \% efficiency with SiC MOSFETs [81].

### 1.4.3.6. Wind energy

The study in wind energy is only based on simulation work. The characteristics of wind energy systems are presented in Section 1.3. The main parameter to optimize is the LCoE, but other variables can also have a positive impact in the system. The most important one is the cost of the system. Another one is increasing the annual energy production (AEP) by improving the efficiency of the system. Finally, reducing weight or volume can also improve the current solution.
By using SiC MOSFETs in a DFIG system the converter volume is reduced 48 \% [82]. The efficiency is increased 1.6 \% even if the switching frequency is also increased. As seen in Figure 1. 25, AEP is increased $0.99 \%$ in ideal locations for wind energy systems ( $9.5 \mathrm{~m} / \mathrm{s}$ average annual wind speed) [83].


Figure 1. 25.
AEP gain depending on the annual average wind speed of the location for SiC technology [83].
16 \% total volume reduction is achieved in a 1.12 MW FC by using SiC diodes [84]. The switching frequency is increased from 1.5 to 3 kHz . Higher efficiency is also achieved with SiC MOSFETs in a 1.5 MW FC [85], [86]. The efficiency is improved $0.6 \%$ with hybrid SiC modules in a 2.3 MW FC [87], [88]. The selected topology for this study is 3 level NPC. Figure 1.26 shows the AEP improvement that can be achieved using SiC MOSFETs in a 5 MW FC. The gain can be as high as $1.65 \%$ in ideal locations ( $9.5 \mathrm{~m} / \mathrm{s}$ average annual wind speed).


Figure 1. 26.
AEP gain percentage depending on the average annual wind speed of the location for SiC , using as reference the currently used Si IGBTs [89].

However, the effect of the cost difference between SiC and Si on the LCoE is negative. If the before mentioned benefits overcome the cost difference is still to be defined. Vestas makes an analysis of LCOE of wind energy, depending on the cost difference between Si and SiC semiconductors, for different power levels [90]. This analysis is done representing value bands, according to possible variations data can suffer [91]. Three scenarios are considered. The first one is making SiC semiconductors cost equal to Si IGBTs. The second
one is to consider the SiC cost is three times higher than the Si IGBTs. The last and worst case scenario is to consider the SiC cost is five times higher than Si . This scenario is the closest one to reality nowadays.
Vestas concludes limited gain can be achieved if SiC semiconductors are introduced in a low voltage system. If the Si and SiC prices are made equal, maximum $1 \% \mathrm{LCoE}$ gain can be achieved, improving the current LCoE in every power level. A break-even point in power is found at 5 MW if the SiC cost is three times higher than Si . Considering the SiC cost is five times higher than Si , no power level improves the current LCoE. However, this study is limited to one product. Not enough information about topologies or the overall system is given. Individualized study should be done for different companies and products, also considering several converter topologies.

### 1.5. Objectives

The main goal of the thesis is to achieve performance improvement of the state of the art power electronics of wind energy. To this end, the use of silicon carbide semiconductors, optimized voltage levels and multilevel topologies have been considered promising options. The proposed solution should improve the LCoE, or another technical parameter. However, a tradeoff between key parameters can be found. For this, the following objective is proposed to carry out this thesis.
Find, design, implement and test a semiconductor, voltage level or topology power electronics converter configuration to improve wind energy systems.
To achieve the final main objective, the following sub objectives are defined.

- Develop a tool that calculates the LCoE of different converter configurations of wind energy.
- Select the most promising configurations for wind energy business, for further analysis.
- Design and implement a scale test bench for wind energy converters.
- Compare experimentally the selected business cases.
- Identify the restrictions and main challenges of high power SiC modules.


### 1.6. Outline of the thesis

Chapter 1: The first chapter presents an overview of renewable energies worldwide, with economic details. It shows wind energy configurations and the power electronics that are actually used. Next, it introduces the LCoE concept. Silicon carbide semiconductors, are presented, showing their physical characteristics, high power SiC semiconductors, the commercial modules and their applications are also shown. Finally, the objectives, the scientific contributions and the achieved publications are listed.
Chapter 2: The second chapter presents the developed LCoE calculation tool with the models used in the algorithm. Next the technique used to optimize the algorithm is presented. The results with current and future scenarios are shown, together with the business case selection considering commercial indicators.
Chapter 3: The third chapter shows the test bench designed for the business case validation. It presents the specific designs, including 2 and 3 level busbars.
Chapter 4: Next, the different business cases are tested in the laboratory prototype, and using the experimental results, the LCoE calculation tool results are validated.

Chapter 5: The fifth chapter present the challenges of SiC in high power. Different limiting phenomenon are analyzed and modeled. Solutions are offered to overcome the challenges. Chapter 6: The last chapter presents the conclusion and the future research lines.

### 1.7. Scientific contributions

- Analysis of the impact of high power SiC modules in the wind energy systems' LCoE:
First the analysis is done theoretically using the self-programmed LCoE calculation tool. This analysis considers several configuration parameters, provided by the industrial partner, combining technical and economical data. Next, the theoretical results are validated comparing them to the results in the laboratory prototype. Only the converter cost is used for this analysis.
- Identification, analysis and prevention techniques of the main challenges of the application of high power SiC modules:
This work identifies the major challenges high power engineers will face when starting to develop their first designs with high power SiC modules. The presented simple models help the understanding of the undesired issues, and the prevention techniques proposed in the work will save the engineers time when addressing the issues, showing the correct direction to solve them.
- Design process and validation by impedance measurement and switching waveform analysis of an optimized busbar for the fast switching of 3L converters with high power SiC modules:
An experimental example of how to solve one of the above mentioned challenges (the overshoot) is given in this work. The design techniques are tested with inductance measurement using an impedance analyzer, as well as analyzing the switching waveforms. This design should be a reference design for engineers, and validates the prevention techniques proposed in this work.


### 1.8. Publications

### 1.8.1. Conference papers

Antxon Arrizabalaga; Aitor Idarreta; Mikel Mazuela; Iosu Aizpuru; Unai Iraola; José Luis Rodriguez; Daniel Labiano; Ibrahim Alişar; "Impact of silicon carbide devices in 2 MW DFIG based wind energy system".
In 22nd European Conference on Power Electronics and Applications (EPE'20 ECCE Europe), 2020.

Antxon Arrizabalaga; Mikel Mazuela; Aitor Idarreta; Unai Iraola; Iosu Aizpuru; José Luis Rodriguez; Daniel Labiano Andueza; İbrahim Alişar; "Integration of Silicon Carbide devices to increase the AEP (Annual Energy Production) in a PM based wind generation system". In 2020 IEEE 11th International Symposium on Power Electronics for Distributed Generation Systems (PEDG), 2020.

Antxon Arrizabalaga; Mikel Mazuela; Aitor Idarreta; Unai Iraola; Iosu Aizpuru; "System Level Optimization of 5 MW Wind Converter using 3L-NPC Topology in Medium Voltage with 1.7 kV IGBT".
In IECON 2020 The 46th Annual Conference of the IEEE Industrial Electronics Society, 2020.

Antxon Arrizabalaga; Mikel Mazuela; Aitor Idarreta; Unai Iraola; Iosu Aizpuru; José Luis Rodriguez; Daniel Labiano Andueza; İbrahim Alişar; "Integración de Carburo de silicio para aumentar el AEP de sistemas de generación eólica basados en DFIG".
In 27th Annual Seminar on Automation, Industrial Electronics and Instrumentation (SAAEI), 2020.

Antxon Arrizabalaga; Mikel Mazuela; June Urkizu; Jon Aztiria; "SiC erdieroaleak energia eolikoan LCoEa hobetzeko".
In IV. Ikergazte. Nazioarteko ikerketa euskaraz, 2021.
Antxon Arrizabalaga; Mikel Mazuela; Iosu Aizpuru; June Urkizu; Jon Aztiria; "Benefits of switching from Si to SiC modules with further converter optimization".
In 2022 24th European Conference on Power Electronics and Applications (EPE'22 ECCE Europe), 2022.

CHAPTER 2
LCoE calculation tool

## 2.LCoE calculation tool

This chapter presents the LCoE calculation tool developed to analyze the impact of SiC semiconductors in wind energy. First, the objective and approach of the tool are presented. Next, The LCoE equation, and the algorithm itself are shown. Finally, the chapter is concluded by showing the optimization performed to the tool, and the obtained results.

### 2.1. Objective and approach

### 2.1.1. Objective

One of the main indicators that provides a good representation of the optimization of a renewable energy source is the LCoE, since it takes into account both its performance and the capital and operation costs.
In order to understand the variables and parameters involved in the LCoE and to find the best wind energy system (WES) configurations, an LCoE calculation tool is programmed in Matlab. The objective of the tool is to calculate and compare the LCoE of different wind energy systems configurations. The most promising configurations are identified to later test in the laboratory. Wind energy configurations, power converter topologies and semiconductor technologies, as well as voltage ratings are compared.

### 2.1.2. Approach

Different models and databases are developed to calculate all the required information. In addition, the models must be accessible to the user. By doing so, a fast change can be easily applied, in case the cost of a given component has notoriously changed, for example. This allows easy evaluation of the effect of a certain change. Finally, databases must be adaptable, in case a new semiconductor comes to the market, for example. The algorithm runs iteratively with the LCoE equation its heart, while calculation models and functions feed the needed data.

### 2.2. LCoE calculation equation

The LCoE calculation equation varies from one company to another. In addition, depending on the region or the goal of the analysis, different expressions can be used, considering the most appropriate data in each case. However, the same equation needs to be used in the tool for each configuration, in order to perform a fair comparison.
The equation used in this work is provided by our industrial partners. The current product of the company is considered the baseline, and is used to check the accuracy of the calculations. In addition, the tested configurations are compared to the baseline, in order to evaluate them.

$$
\begin{equation*}
\frac{\left[\left(W T G_{\text {cost }}+B O P\right) * F C R+\text { Opex }\right] * 1000 *\left(1+\text { Comp }_{\text {margin }}\right)}{\text { Weighted AEP } *(1-\text { Losses })} \tag{1}
\end{equation*}
$$

Being the parameters in (1) the following:

- $W T G_{\text {cost }}$ : Wind turbine and generator cost.
- BOP (Balance of plant): Civil engineering cost.
- $\quad F C R$ (Fraction of capital cost per year): Annual cost related to taxes.
- Opex (Operation expenditure): Annual maintenance cost. Including unexpected failures.
- Comp margin : Expected benefit percentage per wind turbine for the company.
- Weighted AEP (Annual energy production): Averaged ratio of AEP depending on the wind distribution of the location.
- Losses: Losses related to unexpected operation stoppages due to failures. Expressed in a percentage of the AEP.
The economic data in this analysis are provided by the industrial partner. They are adapted to fit the calculated value to the baseline's LCoE.


### 2.3. Calculation algorithm

The designed LCoE algorithm is programmed in MatLab and shown in Figure 2. 1. In order to calculate several configurations' LCoE, the tool is designed to be iterative. A single input variable is changed each iteration. The results are stored in an Excel file to post process.


Figure 2. 1.
LCoE calculation algorithm.
The start and end of the algorithm in Figure 2. 1 are represented in purple. The input parameters are represented in red. The boxes represent calculations, functions or models. Arrows show connection between blocks, and the flow of the algorithm. The main calculation is done in the LCoE calculation function, which is fed by the weighted AEP and the system total cost.

### 2.3.1. Input parameters

The input parameters are considered those that can be selected by the user, and not calculated by the algorithm. Depending on the selected input parameters, a configuration is formed. The algorithm goes through the models, calculating the characteristics of the configuration, getting the LCoE of it. Then, an input parameter is changed, and a second iteration stars. The variation of a single input parameter defines a new configuration, which will be analyzed by the tool.

### 2.3.1.1. Power of the application

5, 8 and 10 MW applications are analyzed. This affects the power of the converter, and consequently the number of required semiconductors. All the components should be rated according to the selected power. Even if the baseline is 5 MW the effect of increasing the power of the application is also studied.

### 2.3.1.2. Wind turbine configuration

DFIG and FC configurations are considered. Depending on the configuration, the power converter is rated accordingly. The cost of the generator is also affected by the configuration.

### 2.3.1.3. Grid voltage

690, 900, 1375, 2850 and $3300 \mathrm{~V}_{\mathrm{AC}}$ grid voltages are considered. The voltages over 1000 $V_{A C}$ are high voltages, which cannot be used with DFIG configuration. The voltage levels are selected according to existing standards in industry, but also considering semiconductor voltage limits. The calculation is further explained in this section, together with the semiconductor technology and voltage rating.
Each grid voltage requires a certain DC-link voltage. This is determined by (2), in where $m_{a}$ is the modulation index (3).

$$
\begin{gather*}
V_{D C}=\frac{V_{\text {grid,ll,rms }} \cdot \sqrt{2}}{m_{a}}  \tag{2}\\
m_{a}=\frac{V_{\text {conv,ph, } \max }}{V_{D C} / 2} \tag{3}
\end{gather*}
$$

For safety and voltage margin purposes, the maximum modulation index is set to 0.9 , resulting in the DC voltages shown in Table III, assuming conventional inverters.

Table III.
Required DC voltage for each grid voltage.

| Grid voltage $\left[\mathrm{V}_{\mathrm{AC}}\right]$ | Required DC-link voltage $\left[\mathrm{V}_{\mathrm{DC}}\right]$ |
| :---: | :---: |
| $\mathbf{6 9 0}$ | 1085 |
| $\mathbf{9 0 0}$ | 1415 |
| $\mathbf{1 3 7 5}$ | 2160 |
| $\mathbf{2 8 5 0}$ | 4480 |
| $\mathbf{3 3 0 0}$ | 5185 |

### 2.3.1.4. Converter topology

The selected topology highly influences the semiconductor number and voltage rating, together with the losses and required filters. This work considers two (2L) and three level (3L) topologies. A review of the considered topologies is done next.
The 2 L topology shown in Figure 2.2 is the simplest DC-AC converter topology. It uses two semiconductors so there is only one switch in the current path. This achieves low conduction losses. However, each switch needs to block the whole DC voltage. This results in higher voltage stress and switching losses compared to more complex multilevel topologies. The switching states of the topology are shown in Table IV.


Figure 2. 2.


Table IV.
2Ltopology switching states.

| State | $\mathbf{V}_{\mathrm{PH}-\mathrm{O}}$ | $\mathbf{T}_{\mathbf{1}}$ | $\mathbf{T}_{\mathbf{2}}$ |
| :---: | :---: | :---: | :---: |
| $\mathbf{1}$ | $+\mathrm{V}_{\mathrm{DC}} / 2$ | 1 | 0 |
| $\mathbf{2}$ | $-\mathrm{V}_{\mathrm{DC}} / 2$ | 0 | 1 |

The 3L topology in Figure 2.3 is the well-known three level neutral point clamped (3L NPC). An additional output voltage level is obtained with the clamping diodes. Each semiconductor blocks half of the DC voltage ( $V_{D C} / 2$ ), so the switching performance is improved. In addition, the voltage rating of the semiconductors can be reduced compared to an equivalent 2 L converter. Table V shows the switching states of the 3L NPC topology. In this configuration, there will always be two semiconductors in the main current path, penalizing the conduction losses.

(a)

(b)

Figure 2. 3.
3L NPC topology, (a) diagram, (b) waveforms.

Table V.
3L NPC topology switching states.

| State | $\mathbf{V}_{\text {PH-O }}$ | $\mathbf{T}_{\mathbf{1}}$ | $\mathbf{T}_{\mathbf{2}}$ | $\mathbf{T}_{\mathbf{3}}$ | $\mathbf{T}_{\mathbf{4}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{1}$ | $+\mathrm{V}_{\mathrm{DC}} / 2$ | 1 | 1 | 0 | 0 |
| $\mathbf{2}$ | 0 | 0 | 1 | 1 | 0 |
| $\mathbf{3}$ | $-\mathrm{V}_{\mathrm{DC}} / 2$ | 0 | 0 | 1 | 1 |

The natural evolution of the 3L NPC topology is the active NPC (ANPC), shown in Figure 2. 4. The clamping diodes are replaced by active switches, which provide extra switching states. In addition, the forward voltage drop in the conduction of the diodes is avoided. Table VI presents the switching states of the 3L ANPC topology, with the redundant states that give a degree of freedom. Using the redundant switching states, an improved switching pattern can be generated, which controls the power losses distribution among semiconductors, for example. In addition, with the appropriate switching pattern, two switches are only commutated at fundamental frequency, reducing the total switching losses of the topology. Each switch blocks only half of the DC voltage ( $\mathrm{V}_{\mathrm{DC}} / 2$ ), achieving the same benefits as the 3L NPC.

(a)

(b)

Figure 2. 4.
3L ANPC topology, (a) diagram, (b) waveforms.

Table VI.
3L ANPC topology switching states.

| State | $\mathrm{V}_{\text {PH-O }}$ | T ${ }_{1}$ | T | T3 | T4 | T5 | T6 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $+\mathrm{V}_{\mathrm{DC}} / 2$ | 1 | 0 | 0 * | 0 | 1 | 0 |
| 2 | 0 | 0 | $1^{*}$ | $1 *$ | 0 | 1* | 1* |
| 3 | - $\mathrm{V}_{\mathrm{DC}} / 2$ | 0 | 0* | 0 | 1 | 0 | 1 |

The final topology considered is the three level neutral point piloted (3L NPP), shown in Figure 2. 5. It is also called T-type topology. The 3L NPP replaces the clamping diodes in the NPC with a bidirectional switch, still achieving three voltage levels in the output. At a glance, the required number of semiconductors (4 active switches) is reduced compared to the 3L-NPC (4 active switches and 2 diodes). Nevertheless, in a fairer comparison, the same number of semiconductors is needed ( 6 active switches) if the same voltage rating devices are considered, because $\mathrm{T}_{1}$ and $\mathrm{T}_{2}$ have to block the total DC-link voltage ( $V_{D C}$ ). The switching states of this topology are shown in Table VII.

(a)

(b)

Figure 2. 5.
3L NPP topology, (a) diagram, (b) waveforms.

Table VII.
3L NPP topology switching states.

| State | $\mathbf{V}_{\text {PH-O }}$ | $\mathbf{T}_{\mathbf{1}}$ | $\mathbf{T}_{\mathbf{2}}$ | $\mathbf{T}_{\mathbf{3}}{ }^{*}$ | $\mathbf{T}_{\mathbf{4}}{ }^{*}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{1}$ | $+\mathrm{V}_{\mathrm{DC}} / 2$ | 1 | 0 | 0 | 0 |
| $\mathbf{2}$ |  | 0 | 0 | 0 | 1 |
| $\mathbf{3}$ |  | $-\mathrm{V}_{\mathrm{DC}} / 2$ | 0 | 1 | 0 |

The baseline solution is based on 2L topology. It is the cheapest, but the efficiency of the system is penalized in high power. 3L topologies are interesting because the filtering requirements are reduced due to the extra output voltage level. This brings a cost reduction in the output filter. Whether the extra semiconductor cost is compensated by the system benefits in efficiency and improved output waveform with three level topologies is a relevant investigation.
Higher level topologies are not considered for this work, as the increased complexity and semiconductor number does not fit the wind energy application. More complex 3L topologies such as the flying capacitor are not considered for the same reason.

### 2.3.1.5. Semiconductor

Silicon $(\mathrm{Si})$ and silicon carbide $(\mathrm{SiC})$ semiconductors are considered. Even if initially hybrid $\mathrm{Si}-\mathrm{SiC}$ modules were also considered, they were discarded due to the limited availability in the market. The selected modules are half bridge modules, shown in Table VIII. The voltage standards are 1.2, 1.7 and 3.3 kV . The baseline configuration uses 1.7 kV Si IGBTs. In order to guarantee the supply chain, two manufacturers have been considered when possible.

Table VIII.
Considered semiconductors.

|  |  | 1.2 kV | 1.7 |  | 3.3 kV |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Si IGBT | Ref | $\begin{gathered} \text { SKM1400 } \\ \text { GB12P4 } \end{gathered}$ | SKiiP2414GB1 7E4DUW V2* | $\begin{gathered} \text { MBM1000F } \\ \text { S17G } \end{gathered}$ | $\begin{gathered} \text { SKM450G } \\ \text { B33F } \end{gathered}$ |
|  | Manufacturer | Semikron | Semikron | Hitachi | Semikron |
|  | Current rating | 1400 A | 2400 A | 1000 A | 450 A |
| Sic MOSFET | Ref | FMF600D | MSM900FS17 | CAS300M1 | MSM600F |
|  |  | X2-24A | ALT | 7BM2 | S33ALT |
|  | Manufacturer | Mitsubishi | Hitachi | Cree | Hitachi |
|  | Current rating | 600 A | 900 A | 300 A | 600 A |

The number of semiconductors used in each configuration depends on the power of the application, the grid voltage, the converter topology and the selected semiconductors voltage and current ratings. Manufacturers recommend using semiconductors at a switching voltage below the rated voltage. A good reference is the 100 FIT parameter, which represents the voltage level at which the semiconductor will fail 100 times in $10^{9}$ hours [92]. Table XIII shows the 100 FIT parameter for each semiconductor voltage standard. However, the baseline is operated at what it has been referred as Ambitious 100 ${ }_{\text {FII }}$, which exploits the switching voltage capability of semiconductors beyond the typical 100fit. An ambitious 100 FIT is estimated and presented in Table IX for each voltage standard.

Table IX.
Considered 100 FIt and ambitious 100 FIT values for each semiconductor voltage standard.

|  | $\mathbf{1 . 2} \mathbf{~ k V}$ | $\mathbf{1 . 7} \mathbf{~ k V}$ | $\mathbf{3 . 3} \mathbf{~ k V}$ |
| :---: | :---: | :---: | :---: |
| $\mathbf{1 0 0}_{\text {FIT }}\left[\mathrm{V}_{\text {DC }}\right]$ | 600 | 900 | 1800 |
| Ambitious $\mathbf{1 0 0}_{\text {FIT }}\left[\mathbf{V}_{\text {DC }}\right]$ | 800 | 1200 | 2500 |

Semiconductors in 2L and 3L NPP topologies need to block the whole DC-link. In 3L NPC and 3L ANPC, they only need to block half of it. If the DC-link voltage is higher than the ambitious 100 FIt several semiconductors need to be put in series, increasing the cost and complexity of the configuration. Table X shows the required number of series semiconductors for each grid voltage and topology.

Table X.
Required number of semiconductors in series for each grid voltage.

| Grid voltage [ $\mathrm{V}_{\mathrm{AC}}$ ] | Topology | 1.2 kV | 1.7 kV | 3.3 kV |
| :---: | :---: | :---: | :---: | :---: |
| 690 | 2L / 3L NPP | 2 | , | 1 |
|  | 3L NPC / 3L ANPC | 1 | 1 | 1 |
| 900 | 2L / 3L NPP | 2 | 2 | 1 |
|  | 3L NPC / 3L ANPC | 1 | 1 | 1 |
| 1375 | 2L / 3L NPP | 3 | 2 | 1 |
|  | 3L NPC / 3L ANPC | 2 | 1 | 1 |
| 2850 | 2L / 3L NPP | 6 | 4 | 2 |
|  | 3L NPC / 3L ANPC | 3 | 2 | 1 |
| 3300 | 2L / 3L NPP | 7 | 5 | 3 |
|  | 3L NPC / 3L ANPC | 4 | 3 | 2 |

The number of semiconductors in parallel is defined by the current rating of the semiconductor. If the current rating is not enough for a certain application, semiconductors need to be added in parallel. This is a more common and easier task than adding semiconductors in series.

### 2.3.1.6. Switching frequency

Three switching frequencies are considered in this work, 2.5, 5 and 10 kHz . The baseline operates at 2.5 kHz . Increasing the switching frequency directly affects the quality of the output waveform, reducing the filtering requirements. However, the switching losses also increase proportionally. Due to the better performance of SiC in switching, analyzed in Section $1.4,10 \mathrm{kHz}$ is considered. Si IGBTs are kept at a maximum 5 kHz switching frequency.

### 2.3.2. Algorithm models

Each part of the wind energy system is modeled to introduce it in the LCoE calculation tool. After the configuration is defined by the input parameters, the algorithm goes through these models to calculate the required parameters and variables to compute the LCoE. The models can be based on lookup-tables (LuT) or in analytical equations. In addition, the models must keep a reasonable tradeoff between accuracy and computational cost.

### 2.3.2.1. Mechanical model

The mechanical model converts the mechanical power of the wind into electrical power. This is done by LuTs provided by the industrial partner. These LuTs model the behavior of the blades, the mechanical components in the shaft as well as the generator.
Different LuTs are provided for different application powers, configurations and grid voltages. The output of this model is the electrical power processed by the converter. In addition, the annual hours working at each power are also computed.

### 2.3.2.2. Semiconductor model

A database is created in Excel with the information of all the semiconductors considered for the tool. In addition, a methodology to add new semiconductors to the database is designed. The objective is to gather the characteristics of each semiconductor so the algorithm can use them in the converter model.
First, the semiconductor model gathers the ambitious 100 FIT and the rated maximum current of each semiconductor. With this information the required number of semiconductors in series and in parallel is calculated. This depends on the power of the application, the wind turbine configuration, the grid voltage, the topology of the converter and the semiconductor data.
The next modeled characteristic is the forward conduction of the semiconductor. With this information, the converter model calculates the conduction losses of each configuration. The Si 1.7 kV IGBT used by the baseline is used as an example to illustrate the forward conduction modeling.
The semiconductor is modeled at $150{ }^{\circ} \mathrm{C}$. This is the closest data to the operation point the manufacturers provide. Assuming the semiconductor will operate at $25^{\circ} \mathrm{C}$ is unrealistic. As Figure 2.6 shows, the model consists in a direct voltage drop ( $V_{t h}$ ) followed by a first order linear approximation ( $\mathrm{r}_{\mathrm{d}}$ ), which models the resistive behavior of the semiconductor, (4).

$$
\begin{equation*}
V_{\text {drop }}(i)=V_{t h}+r_{d} \cdot i \tag{4}
\end{equation*}
$$

Observing Figure 2. 6, the maximum error occurs for low currents. However, the direct voltage drop ( $V_{t h}$ ) in SiC MOSFETs is 0 V , so they are modeled as purely resistive elements ( $r_{d} \equiv R_{d s, o n}$ ). The same modeling technique is used for the diodes.


Figure 2. 6.
Modeled forward characteristics of the baseline semiconductor.
The same curve fitting technique is used for modelling the switching energy losses, as seen in Figure 2. 7. A second order polynomic approximation is used in this case. Both on and off energies are added. The switching energy in the Si diodes is approached similarly, as it is represented in Figure 2. 7. Parameters $a, b$ and $c$ in (5) are assigned to each semiconductor. In the case of SiC diodes, the switching energy is considered negligible.

$$
\begin{equation*}
E_{s w}(i)=a+b \cdot i+c \cdot i^{2} \tag{5}
\end{equation*}
$$



Figure 2. 7.
Modeled switching characteristics of the baseline semiconductor.
Finally, the semiconductor model also assigns a cost to each semiconductor, which has been approximated thanks to information provided by the industrial partner. The cost of each semiconductor, together with the number of semiconductors is used by the cost function later to calculate the cost of the converter.

### 2.3.2.3. Converter model

The converter model is based on analytical calculations. It calculates the power losses in the converter, using the information given by the semiconductor model, the power of the application, and the switching frequency. These losses are divided between the conduction and switching losses.
The conduction losses are calculated by the product of the voltage drop in the semiconductor, and the current through it, shown in (6).

$$
\begin{equation*}
P_{c}(t)=V_{t h}(t) \cdot i_{Q}(t)+r_{d} \cdot i_{Q}^{2} \tag{6}
\end{equation*}
$$

The average conduction losses during a given $n$ switching period are obtained by equation $(7)$, where $\delta_{Q, n} \cdot T_{s w}$ represents the conduction time of $Q$ semiconductor during $T_{s w}$ switching period.

$$
\begin{equation*}
\bar{P}_{\text {cond }, n}=\frac{1}{T_{s w}} \int_{0}^{\delta_{Q, n} \cdot T_{s w}} V_{t h} \cdot i_{Q}(t)+r_{d} \cdot i_{Q}^{2}(t) d t \tag{7}
\end{equation*}
$$

However, the duty-cycle $\delta_{n}$ and conducted current shape will vary along a fundamental period $T_{0}$ in a sinusoidal waveform application, so each $n$ periods' power losses need to be computed individually. The sum of all $N$ periods' conduction losses will result in the total average conduction power losses, (9).

$$
\begin{gather*}
N=\frac{T_{o}}{T_{s w}}=\frac{f_{s w}}{f_{o}}  \tag{8}\\
\bar{P}_{\text {cond }}=\frac{1}{N} \sum_{n=0}^{N-1} \bar{P}_{\text {cond }, n}=\frac{1}{N} \sum_{n=0}^{N-1}\left(\frac{1}{T_{s w}} \int_{0}^{\delta_{Q, n} \cdot T_{s w}} V_{t h} \cdot i_{Q}(t)+r_{d} \cdot i_{Q}^{2}(t) d t\right) \tag{9}
\end{gather*}
$$

Assuming constant $V_{t h}$ and $r_{d}$ along the fundamental period, the power losses expression is simplified to (10),

$$
\begin{equation*}
\bar{P}_{\text {cond }}=V_{\text {th }} \cdot i_{Q, a v e}+r_{d} \cdot i_{Q, r m s}{ }^{2} \tag{10}
\end{equation*}
$$

Where,

$$
\begin{gather*}
i_{Q, a v e}=\frac{1}{N} \cdot \sum_{n=0}^{N-1} i_{Q, n} \cdot \delta_{Q, n}  \tag{11}\\
i_{Q, r m s}=\sqrt{\frac{1}{N} \cdot \sum_{n=0}^{N-1} i_{Q, n}^{2} \cdot \delta_{Q, n}} \tag{12}
\end{gather*}
$$

The duty-cycle or relative conduction $\delta_{Q, n}$ time of each Q semiconductor in a converter varies along the fundamental period, but also depending on the converter topology, the semiconductors' position within the converter and the working conditions (modulation index, $m_{a}$ and power factor $\phi$ mainly). Thus, the $i_{Q, a v e}$ and $i_{Q, r m s}$ expressions will be different for each $Q$ semiconductor.
In a common PWM application, in which the $f_{s w}$ is much higher than the fundamental $f_{o}$ frequency ( $N \gg 1$ ), and assuming a sinusoidal phase current waveform, these expressions can be simplified obtaining simple integrals [93].
With these assumptions, the average and rms currents of any semiconductor can be derived. For example, (13) and (14) show the average and rms current expressions of a controlled switch of the 2 L converter (either $\mathrm{T}_{1}$ or $\mathrm{T}_{2}$, in Figure 2. 2).

$$
\begin{gather*}
i_{T 1, a v e}=\frac{\hat{I}_{p h}}{8 \pi}\left(4+\pi \cdot m_{a} \cdot \cos \phi\right)  \tag{13}\\
i_{T 1, r m s}=\hat{I}_{p h} \sqrt{\left(\frac{1}{8}+\frac{1}{3 \pi} \cdot m_{a} \cdot \cos \phi\right)} \tag{14}
\end{gather*}
$$

The conduction losses expressions for all the rest of topologies and semiconductors (either controlled switches or diodes) have been obtained by using the same procedure.
Regarding the switching losses, an equivalent process has been followed. The switching energy is calculated using the second order polynomial approximation in Figure 2. 7. However, the semiconductor model gives the switching energy for a certain DC voltage, usually the 100 FIT. (15) assumes the switching energy changes proportionally to the switched voltage $V_{s w}$.

$$
\begin{equation*}
E_{S W}(t)=\frac{V_{S W}(t)}{V_{100 F I T}}\left(a+b \cdot i(t)+c \cdot i(t)^{2}\right) \tag{15}
\end{equation*}
$$

The total power loss due to switching energy in the $n^{\text {th }}$ switching period is the integral of the energy loss divided by the $T_{s w}$, (16).

$$
\begin{equation*}
\bar{P}_{s w, n}=\frac{1}{T_{s w}} \int_{0}^{\delta_{Q, n} \cdot T_{s w}} \frac{V_{s w}(t)}{V_{100 F I T}}\left(a+b \cdot i_{Q}(t)+c \cdot i_{Q}(t)^{2}\right) d t \tag{16}
\end{equation*}
$$

As well as in conduction losses, the duty-cycle $\delta_{Q, n}$ and the $i_{Q}$ current shape vary along the fundamental period, so each switching periods' switching losses need to be computed individually, to finally sum up all the power losses (17).

$$
\begin{equation*}
\bar{P}_{s w}=\frac{1}{N} \sum_{n=0}^{N-1}\left(\frac{1}{T_{s w}} \int_{0}^{\delta_{Q, n} \cdot T_{s w}} \frac{V_{s w}(t)}{V_{100 F I T}}\left(a+b \cdot i_{Q}(t)+c \cdot i_{Q}(t)^{2}\right) d t\right) \tag{17}
\end{equation*}
$$

Assuming the switched voltage $V_{s w}$ and switching frequency $f_{s w}$ are constant, switching losses are finally calculated as (18).

$$
\begin{equation*}
P_{s w}=\frac{f_{s w}}{T_{o}} \cdot \frac{V_{s w}}{\cdot V_{100 F I T}} \int_{t_{Q, 0}}^{t_{Q, 1}}\left(a+b \cdot i(t)+c \cdot i(t)^{2}\right) d t \tag{18}
\end{equation*}
$$

where $t_{Q 0}, t_{Q 1}$ are the conduction period of a given $Q$ semiconductor. Once again, this conduction period will depend on the converter topology, the semiconductor's position within the converter, the modulation index and the power factor, so different switching losses expressions will be obtained for each semiconductor.
For example, (19) and (20) show the switching losses expression of a controlled switch of the 2 L converter (either $\mathrm{T}_{1}$ or $\mathrm{T}_{2}$, Figure 2. 2) assuming, for the sake of simplicity, a sinusoidal waveform.

$$
\begin{gather*}
\bar{P}_{T 1, s w}=\frac{f_{s w} \cdot V_{s w}}{4 \pi \cdot V_{100 F I T}}\left(\mathrm{c} \cdot \pi \hat{I}_{p h}^{2}+4 \mathrm{~b} \hat{I}_{p h}+2 a \cdot \pi\right)  \tag{19}\\
i_{T 1, r m s}=\hat{I}_{p h} \sqrt{\left(\frac{1}{8}+\frac{1}{3 \pi} \cdot m_{a} \cdot \cos \phi\right)} \tag{20}
\end{gather*}
$$

If the switching frequency is at least 10 times higher than the fundamental frequency, the maximum error produced due to the neglected voltage and current ripple is lower than the $7 \%$ [94].
The analysis explained in this section is done for every topology considered in the LCoE calculation tool, and listed in Section 2.3.1.4. Finally, the converter model also gathers the DC-link voltage. This depends on the grid voltage, and is shown in Table III. With this information the DC-link capacitor cost is calculated by the cost function.

### 2.3.2.4. Filter model

This model calculates the losses in the inductive filters of the system. The loss modeling technique is the same for the four magnetic components existing in the system. These are:

- Rotor side filter.
- Sharing inductances.
- Grid side filter.
- Harmonic filter.

The industrial partner provides reference loss values for each filter. This work adapts those reference values to the new studied configurations. The losses are divided between the copper losses and the core losses.
The copper losses occur due to the resistance of the conductor $R$, see (21).

$$
\begin{equation*}
P_{c u}=R \cdot I_{R M S}^{2} \tag{21}
\end{equation*}
$$

As seen in (22), the resistance of the conductor is proportional to its length, $l_{c u}$, with the length proportional to the number of turns $N(23)$. So, the copper losses are proportional to the number of turns (24).

$$
\begin{gather*}
R=\rho_{c u} \frac{l_{c u}}{A_{c u}}  \tag{22}\\
l_{c u} \propto N  \tag{23}\\
P_{c u} \propto N \cdot I_{R M S}^{2} \tag{24}
\end{gather*}
$$

The inductance $L$ of an inductor is proportional to the square of the number of turns (25). So the number of turns, are proportional to the square root of the inductance (26).

$$
\begin{align*}
& L=\frac{N^{2}}{\Re}  \tag{25}\\
& N \propto \sqrt{L} \tag{26}
\end{align*}
$$

At the same time, the inductance is inversely proportional to the switching frequency (27) and (28).

$$
\begin{gather*}
V_{L}=L \frac{d i}{d t} \approx L \frac{d i \cdot f_{s w}}{D}  \tag{27}\\
L \propto \frac{1}{f_{s w}} \tag{28}
\end{gather*}
$$

Following deductions in (24), (26) and (28), the relation in (29) is defined.

$$
\begin{equation*}
P_{c u} \propto \sqrt{\frac{1}{f_{s w}}} \cdot I_{R M S}^{2} \tag{29}
\end{equation*}
$$

Finally, the equation used by the filter model to calculate the copper losses is derived (30). The reference values are the ones of the baseline, and are provided by the industrial partner.

$$
\begin{equation*}
P_{\text {cu,new }}=P_{c u, \text { ref }} \sqrt{\frac{f_{\text {sw,ref }}}{\frac{f_{\text {sw,new }}}{}}} \cdot\left(\frac{I_{R M S, \text { new }}}{I_{R M S, \text { ref }}}\right)^{2} \tag{30}
\end{equation*}
$$

The losses in the magnetic core in general power electronics applications are calculated by the improved generalized Steinmetz equation. However, the industrial partner of this project proposes a relation dependent on the switching frequency (31). This relation is obtained by experience. The complexity of the calculation of the core losses is highly reduced with the use of this equation.

$$
\begin{equation*}
P_{c o, n e w}=P_{c o, \text { ref }} \sqrt[4]{\left(\frac{f_{\text {sw,new }}}{f_{s w, \text { ref }}}\right)^{5}} \tag{31}
\end{equation*}
$$

### 2.3.3. Cost function

The cost of the analyzed configurations is calculated by the cost function. To do so, the output of each of the models referring the cost are used. The effect that the selected input parameters have on the cost of the system is studied. The industrial partner provides the reference costs of the baseline. In addition, the cost of the civil engineering, as well as the generator and turbine are also provided by them for each power of the application and wind turbine configuration.

### 2.3.3.1. Cost of the semiconductors

The semiconductor model calculates the required number of semiconductors in each configuration. In addition, the generated semiconductor database assigns a cost to each semiconductor $C_{S e m i}$. So the total cost of the semiconductors is calculated with (32).

$$
\begin{equation*}
\operatorname{Cost}_{\text {Sem } i}=N_{\text {Sem } i} \cdot C_{\text {Sem } i} \tag{32}
\end{equation*}
$$

The cost of the database is assigned after checking with different manufacturers and commercial distributors. Each technology and voltage rating has a different cost. In addition, the cost is given in $€ / A$. The cost of every semiconductor is calculated depending on the technology, voltage and current ratings. Table XI shows the considered costs for the semiconductors.

Table XI.
Considered semiconductor cost normalized to the rated current.

|  | $\mathbf{1 . 2} \mathbf{~ k V}$ | $\mathbf{1 . 7} \mathbf{~ k V}$ | $\mathbf{3 . 3} \mathbf{~ k V}$ | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{S i}$ | 0.1002 | 0.1729 | 0.5294 | €/A |
| $\mathbf{S i C}$ | 0.3192 | 0.5188 | 3.8701 | €/A |

### 2.3.3.2. Cost of the drivers

The cost of the drivers is calculated multiplying the cost of the reference driver by the number of semiconductors in the configuration, shown in (33). The cost of the reference driver $C_{\text {Driver,ref }}$ is given by the industrial partner.

$$
\begin{equation*}
\text { Cost }_{\text {Drivers }}=N_{\text {Semi }} \cdot C_{\text {Driver }, \text { ref }} \tag{33}
\end{equation*}
$$

### 2.3.3.3. Cost of the control unit

The cost of the control unit is proportional to the power of the application and is shown in (34). The power of the baseline is the reference, so the $P_{r e f}$ is 5 MW .

$$
\begin{equation*}
\text { Cost }_{C C U}=\text { Cost }_{C C U, r e f} \cdot \frac{P}{P_{\text {ref }}} \tag{34}
\end{equation*}
$$

### 2.3.3.4. Cost of the DC-link capacitors

The required holdup time of the DC-link voltage is the same for different powers of the application. This means the energy required in the capacitors of the DC-link is directly proportional to the power of the application (35).

$$
\begin{equation*}
E_{D C-l i n k}=E_{D C-l i n k, r e f} \cdot \frac{P}{P_{r e f}} \tag{35}
\end{equation*}
$$

However, the energy of a capacitor is defined by its voltage, represented in (36). So the DC voltage is proportional to the square root of the energy in the DC-link (37).

$$
\begin{align*}
E_{D C-l i n k} & =C \cdot \frac{V_{D C-\text { link }}{ }^{2}}{2}  \tag{36}\\
V_{D C-l i n k} & \propto \sqrt{E_{D C-l i n k}} \tag{37}
\end{align*}
$$

(38) is defined to consider the effect of the power and the DC voltage of the application in the cost of the DC-link capacitors.

$$
\begin{equation*}
\operatorname{Cost}_{D C-l i n k}=\operatorname{Cost}_{D C-l i n k, r e f} \cdot \frac{P}{P_{r e f}} \cdot \sqrt{\frac{V_{D C-l i n k}}{V_{D C-l i n k, r e f}}} \tag{38}
\end{equation*}
$$

### 2.3.3.5. Cost of the heatsink

The cost of the heatsink is proportional to the losses of the converter. These losses are calculated by the converter model and presented in Section 2.3.2 of this work. (39) calculates the cost of the heatsink. The reference converter losses $P_{\text {Loss,conv,ref }}$ are taken from the baseline configuration. The reference cost is given by the industrial partner.

$$
\begin{equation*}
\text { Cost }_{\text {Heatsink }}=\text { Cost }_{\text {Heatsink,ref }} \cdot \frac{P_{\text {Loss }, \text { conv }}}{P_{\text {Loss,conv,ref }}} \tag{39}
\end{equation*}
$$

### 2.3.3.6. Cost of the water pump

The cost of the water pump is considered constant for all the configurations. The cost is given by the industrial partner.

### 2.3.3.7. Cost of the cabinet

The cost of the cabinet is proportional to the power of the application and shown in (40). The power of the baseline is the reference, so the $P_{\text {ref }}$ is 5 MW .

$$
\begin{equation*}
\text { Cost }_{\text {Cabinet }}=\text { Cost }_{\text {Cabinet,ref }} \cdot \frac{\mathrm{P}}{P_{\text {ref }}} \tag{40}
\end{equation*}
$$

### 2.3.3.8. Cost of the grid filters

The required filters power ratings are proportional to the power of the application. However, as shown in (28), the required inductance $L$ is inversely proportional to the switching frequency $f_{s w}$. In addition, the number of turns is proportional to the square root of the inductance (25).
It is considered the cost of the inductor changes at the same rate as the turn number. So the cost of the grid filter is calculated using equation (41). This equation considers the effect of the power and the switching frequency in the cost of the grid inductor. The reference switching frequency is the one in the baseline, 2.5 kHz .

$$
\begin{equation*}
\operatorname{Cost}_{\text {Lgrid }}=\operatorname{Cost}_{\text {Lgrid,ref }} \cdot \frac{P}{P_{\text {ref }}} \cdot \sqrt{\frac{f_{s w, r e f}}{f_{s w}}} \tag{41}
\end{equation*}
$$

### 2.3.3.9. Cost of the generator inductor

The calculation of the cost of the generator inductor is done the same way as for the grid inductor. (42) also considers the effect of the power and the switching frequency.

$$
\begin{equation*}
\text { Cost }_{\text {Lgen }}=\operatorname{Cost}_{\text {Lgen }, \text { ref }} \cdot \frac{P}{P_{\text {ref }}} \cdot \sqrt{\frac{f_{s w, r e f}}{f_{s w}}} \tag{42}
\end{equation*}
$$

### 2.3.3.10. Cost of the brake chopper

The cost of the brake chopper is proportional to the power of the application and is shown in (43). The power of the baseline is the reference, so the $P_{\text {ref }}$ is 5 MW .

$$
\begin{equation*}
\text { Cost }_{\text {Chopper }}=\text { Cost }_{\text {Chopper,ref }} \cdot \frac{\mathrm{P}}{P_{\text {ref }}} \tag{43}
\end{equation*}
$$

### 2.3.3.11. Cost of the circuit breakers and contactors

The cost of the circuit breakers and contactors is proportional to the power of the application and shown in (44). The power of the baseline is the reference, so the $P_{\text {ref }}$ is 5 MW .

$$
\begin{equation*}
\text { Cost }_{\text {Breaker } / \text { contactor }}=\text { Cost }_{\text {Breaker } / \text { contactor }, \text { ref }} \cdot \frac{\mathrm{P}}{P_{\text {ref }}} \tag{44}
\end{equation*}
$$

### 2.3.3.12. Cost of the cabling

The cost of the cabling is proportional to the power of the application and is shown in (45).
The power of the baseline is the reference, so the $P_{\text {ref }}$ is 5 MW .

$$
\begin{equation*}
\text { Cost }_{\text {Cable }}=\text { Cost }_{\text {Cable,ref }} \cdot \frac{\mathrm{P}}{P_{\text {ref }}} \tag{45}
\end{equation*}
$$

### 2.3.3.13. Total cost of the converter

Finally, all the components‘ cost is added to calculate the total cost of the converter (46).

$$
\begin{align*}
\operatorname{Cost}_{\text {Converter }}= & \operatorname{Cost}_{\text {Semi }}+\operatorname{Cos}_{\text {Drivers }}+\operatorname{Cost}_{\text {CCU }} \\
& +\operatorname{Cost}_{\text {DC-link }}+\operatorname{Cost}_{\text {Heatsink }}+\operatorname{Cost}_{\text {Pump }} \\
& +\operatorname{Cost}_{\text {Cabinet }}+\operatorname{Cost}_{\text {Lgrid }}+\operatorname{Cost}_{\text {Lgen }}  \tag{46}\\
& +\operatorname{Cost}_{\text {Chopper }}+\operatorname{Cost}_{\text {Breaker } / \text { contactor }} \\
& +\operatorname{Cost}_{\text {Cable }}
\end{align*}
$$

### 2.3.4. AEP function

This function calculates the annual energy production of the analyzed configurations. Two wind profiles defining the annual hours at each wind speed are provided by the industrial partner. One for locations with annual average wind speeds of $n=7 \mathrm{~m} / \mathrm{s}$ and the other for $n=8,5 \mathrm{~m} / \mathrm{s}$. The calculation is done by equation (47) for both locations. The power sent to the grid $P_{\text {Grid }}$ at every wind speed is multiplied by the hours spent at that wind speed in a year. Wind speeds superior to $25 \mathrm{~m} / \mathrm{s}$ are not considered because the wind turbine is forced to parking mode for safety.

$$
\begin{equation*}
A E P_{\text {navg Vwind }}=\sum_{V_{\text {Wind }}=0}^{25} P_{\text {Grid }}\left(V_{\text {Wind }}\right) \cdot \text { Annual Hours }\left(V_{\text {Wind }}\right) \tag{47}
\end{equation*}
$$

To calculate $P_{\text {Grid }}$, equation (48) is used.

$$
\begin{equation*}
P_{\text {Grid }}\left(V_{\text {Wind }}\right)=P_{\text {Elec }}\left(V_{\text {Wind }}\right)-\operatorname{Loss}_{\text {Conv }}\left(V_{\text {Wind }}\right) \tag{48}
\end{equation*}
$$

$P_{\text {Elec }}$ refers to the electrical power calculated by the mechanical model for each wind speed. This value is given by a lookup table provided by the industrial partner for every configuration. Then, the converter losses $\operatorname{Loss}_{\text {Conv }}$ are subtracted from the electrical power. These are calculated by the converter model for each configuration and wind speed.
Finally, to obtain the parameter Weighted $A E P$ in equation (1) the equation (49) is used. It is calculated by averaging the annual energy production in locations with $7 \mathrm{~m} / \mathrm{s}$ and $8.5 \mathrm{~m} / \mathrm{s}$ annual wind speeds, according to the standards of the industrial partners.

$$
\begin{equation*}
\text { Weighted } A E P=0,6 A E P_{7 \mathrm{~m} / \mathrm{s} \text { avg } V \text { wind }}+0,4 A E P_{8,5 \mathrm{~m} / \mathrm{s} \text { avg } V \text { wind }} \tag{49}
\end{equation*}
$$

### 2.3.5. LCoE function

Finally the LCoE function computes equation (1) to obtain the LCoE of the analyzed configuration. The cost values are provided by the industrial partner, except the converter cost. These are calculated by the cost function. The Losses in equation (1) relate to the time the wind turbine is not working due to maintenance or unexpected failures. They are provided by the industrial partner for each configuration. Finally, the civil work cost $B O P$, the tax related cost $F C R$ as well as the company margin are also set by the industrial partner.

The calculated LCoE is stored in an Excel file together with the details of the analyzed configuration.

### 2.4. Tool optimization

### 2.4.1. Computational cost

Sweeping the input parameters, the tool analyzes up to 67500 different configurations. The program structure is iterative at first. Configurations are calculated individually, running the whole algorithm for every configuration. Then, a single input parameter is changed, to create a new configuration, and the whole algorithm is run again. With this program strategy it takes several hours to analyze all the configurations.

### 2.4.2. Vectorization

The computational cost of the tool is too high to fulfill the objectives set in Section 2.1. The high capability of MatLab to perform matrix operations is used to optimize the computational cost of the tool.
The input variables are compressed into vectors. The functions use these vectors only once to perform the operations. The computational cost is reduced $70 \%$ with this strategy. This optimization allows to use the tool with the previously defined approach, comparing different scenarios, including variations in cost, new components or different calculation methods.
Some input variables cannot be turned into vectors. Semiconductors for example need to access a database with their characteristics, so the iterative process is kept for them. The use of vectors in several functions creates matrixes, which need to be decompressed in order to store them in the results Excel file. This is done using indexing techniques in MatLab.

### 2.5. Results

The LCoE shown in the results is the difference with respect to the LCoE of the baseline. Only the configurations improving or close to improve the baseline are considered. As the baseline is a DFIG based configuration, all the FC configurations are far from the reference LCoE. Only DFIG configurations are then considered in the results analysis.

### 2.5.1. Baseline

The tool has been tuned in order to match the LCoE of the baseline accurately, thanks to the specific LCoE data provided by the industrial partner. The baseline is a 5 MW DFIG which uses 1.7 kV Si IGBTs, switching at 2.5 kHz with a $690 \mathrm{~V}_{\mathrm{AC}}$ grid.

### 2.5.2. Current cost

The first analysis is done considering the current cost of the semiconductors. Figure 2. 8 depicts in red and blue, the wind turbine (WT) configurations of 8 MW and 10 MW that would improve the baselines' LCoE (see $y$ axis). The $x$ axis represents the total cost of each WT with respect to the baseline in p.u.. As it can be observed in these results, there are several
configurations that improve the baselines' LCoE, with all of them 8 and 10 MW DFIG solutions. Among these improved solutions, the total cost of the 8 MW configurations is lower than 10 MW ones.


Figure 2. 8.
Power of the configurations improving the LCoE of the baseline with the current cost of the semiconductors.
Because DFIG cannot work at high voltage, all the configurations that improve the LCoE are low voltage configurations, as shown in Figure 2. 9. Among these low voltage DFIG configurations, $900 \mathrm{~V}_{\mathrm{AC}}$ are preferred over $690 \mathrm{~V}_{\mathrm{AC}}$, mostly because the current of the application is reduced. This allows to use less semiconductors in parallel, minimizing the total cost of semiconductors. It also shows the advantage of using ambitious 100 ${ }_{\text {FIT }}$, allowing to increase the voltage of the application until the limit of the semiconductor is met. Doing so, the current of the application is reduced, reducing the number of required parallel semiconductor in each case.


Figure 2. 9.
Voltage of the configurations improving the LCoE of the baseline with the current cost of the semiconductors.

Figure 2. 10 shows that all the improved configurations use 3L converter topologies. Both 3L NPC and 3L ANPC can be used in both sides of the back-to-back converter. This is an important result, because in the current wind energy market the 2 L topology is the most used one. This analysis shows the LCoE of wind energy could be improved by adopting 3L topologies.


Figure 2. 10.
Topology of the configurations improving the LCoE of the baseline with the current cost of the semiconductors.
Figure 2.11 shows the semiconductors used in the configurations improving the LCoE of the baseline. All the configurations use Si semiconductors, except some 1.2. kV hybrid semiconductors based configurations. However, these latter configurations are not considered because no commercial products exist, and the only ones manufactured are for specific 3.3 kV applications and certain customers.


Figure 2. 11.
Semiconductors of the configurations improving the LCoE of the baseline with the current cost of the semiconductors.

This analysis shows the most promising configurations are those of 8 and 10 MW , with grid voltages of 690 and $900 \mathrm{~V}_{\mathrm{Ac}}$. Higher voltages require semiconductors with higher voltage rating, or putting several devices in series. The increased number of components penalizes the LCoE of high voltage configurations. Regarding the topologies, it is seen 3L topologies improve the LCoE of the baseline. However, all the promising configurations are based on Si semiconductors. With the current cost of the SiC devices, the configurations including this technology cannot compete in cost with the baseline, obtaining higher LCoEs.

### 2.5.3. Future scenario

With the objective of analyzing the effect of SiC semiconductors in the LCoE, their cost is reduced. This is done because the prevision says the cost will decrease due to the market increase and technology maturity [95]. With $50 \%$ cost reduction, there are configurations using SiC semiconductors improving the LCoE of the baseline, as seen in Figure 2. 12. For the sake of simplicity, this figure focuses only on the configurations with SiC semiconductors. In comparison with Si based solutions shown in previous section 2.5.2, solutions with major improvements in LCoE (around $-0.15 € / \mathrm{kWh}$ reduction) would be obtained with SiC .


Figure 2. 12.
Topologies of the configurations with SiC semiconductors improving the LCoE of the baseline, with half of the current cost of the SiC semiconductors.

As observed in Figure 2. 12, the configurations include 2L and 3L topologies because the cost is lower with 2 level topologies. This occurs because the cost is still the main driver in the LCoE with SiC semiconductors and increasing the number of semiconductors with 3L topologies is not always beneficial. However, and due to the better switching characteristics of SiC , the efficiency of 2 L topologies is high enough to have high AEP. Both the high cost of the semiconductors, and the better switching characteristics of SiC make 2 L configurations competitive with SiC , when compared to 3L. The used semiconductors are 1.7 kV for 2L and 1.2 kV for 3L, see Figure 2. 13.


Figure 2. 13.
Semiconductor voltage levels of the configurations with SiC improving the LCoE of the baseline, with half of the current cost of the SiC semiconductors.

Figure 2. 14 analyzes the most promising configurations, considering the cost reduction of SiC semiconductors as well as the effect of the selected switching frequency. Unlike Figure 2. 12, which only shows a $50 \%$ cost reduction, Figure 2.14 shows the whole evolution of the LCoE for different cost reduction rates. The results show the configurations with SiC can benefit from a higher switching frequency, due to the better switching characteristics. Both 2 L and 3 L configurations improve the LCoE of the baseline due to the cost reduction of the filters. In addition, the 3L configuration with SiC benefits the most from the expected cost reduction, outperforming the 2 L configuration if the cost is reduced more than $20 \%$. Finally, the analysis shows the 3L configuration with Si is the most competitive one. The cost reduction of SiC needs to be higher than $35 \%$ and $42 \%$ respectively for the 3L and 2 L configurations to be competitive when compared to the 3 L with Si .


Figure 2. 14.
LCoE difference for the most interesting configurations, considering cost reduction in SiC semiconductors and the effect of switching frequency.

### 2.5.4. Commercial indicators

Commercial indicators are parameters not included in the LCoE analysis that are still important for companies. The commercial indicators are most of the time related to commercial strategies, company agreements, manufacturing processes or geographical location. If two configurations have similar LCoE, the commercial indicators are key to choose the best product. In addition, some indicators are limiting, meaning that if a configuration gets a low score, it is automatically not considered. This is the case of hybrid SiC technology. Due to its limited production, the supply chain of the semiconductors is not guaranteed, so configurations using hybrid semiconductors are not considered.
The commercial indicators considered in this project are listed in Table XII. The time to market defines the time needed by the company to create a product using a certain configuration. The lower the time to market is, the more interesting the configuration is for the company. The technical risk refers to possibility to fail while developing a product based on a certain configuration. In this case, the failure comes due to technical challenges of the configuration. The lower the technical risk is, the more interesting the configuration is for the company. This benefits simple configurations, with well-known topologies and components. It is most of the times a major drawback for innovation. The development effort indicates the effort in time, money and resources the company needs to assume in order to develop a product using a certain configuration. The lower the development effort is, the more attractive the configuration will be for the company. Finally, the supply chain analyzes if the availability of every component needed to develop the product is guaranteed. If not, the mass production is affected, or the delivery times will not be good enough. If the supply chain is not assured, the configuration is not considered by the company.
The commercial indicators are analyzed comparing the features offered by the new configurations to the baseline. As there is already a developed product with the baseline, it has the best scores in the commercial indicators. Table XII shows how severely the commercial indicators are affected for different configurations. Low indicates the configuration is nearly not affected negatively by the commercial indicator. Medium shows a relative negative effect on the configuration, while high indicates severe negative effect.

Table XII.
Effect of the analyzed configurations on the commercial indicators, compared to the baseline.

| Indicator | Baseline | 3L NPC | Si SiC | 3L NPC SiC |
| :---: | :---: | :---: | :---: | :---: |
| Time to market | / | Low | Medium | Medium |
| Technical risk | / | Low | Medium | High |
| Development effort | / | Low | Medium | High |
| Supply chain availability | / | Low | Medium | Low |

The 3L configuration using Si does not severely affect the commercial indicators. It is a wellknown topology, using reliable and available semiconductors. However, as the 3L topology is yet to be used by the industrial partner, it requires some effort and has a certain amount of risk.
The 2 L configuration using SiC uses a new semiconductor technology, so the whole system needs to be redesigned accordingly. It requires a higher effort than the previous configuration and involves a higher risk. In addition, the component supply chain is not fully ensured. The required $1.7 \mathrm{kV} \mathrm{SiC} \mathrm{MOSFETs} \mathrm{are} \mathrm{being} \mathrm{developed} \mathrm{rapidly}$, a lack of wide offer in the market, with several suppliers.

In the case of the 3L configuration with SiC semiconductors, the commercial indicators are highly affected. This is because the challenge of using a new semiconductor technology is added to the one of using a new topology. However, the supply chain of the semiconductors is ensured, because the required 1.2 kV MOSFETs are widely offered in the market.

### 2.5.5. Business case selection

A business case $(\mathrm{BC})$ is a configuration which, if turned into a product, can be beneficial for the company business wise. Both LCoE and the commercial indicators need to be considered in order to identify the most interesting BC. If a BC is identified, the company studies if the $B C$ is interesting right now, or in a medium-term period. According to the results of the analysis, the company starts to develop a product immediately or following a several year plan. Doing so, they can take advantage of a technological novelty, or a business gap, getting ahead of the competitors.
According to the analysis developed with the LCoE tool and shown in Section 2.5.2, the 3L configuration using Si is the only one improving the LCoE with current semiconductor costs. In addition, the commercial indicators analyzed in Section 2.5 .4 support these results. This is why the selected BC with the current situation is the 3 L configuration with Si semiconductors.
However, anticipating the cost reduction of the SiC semiconductors gives the chance of getting ahead of the competitors, by preparing a BC based on SiC . The LCoE of 2 L and 3 L topologies is similar with increased switching frequency and reduced semiconductor cost. However, the commercial indicators identify the 2 L topology as the most reasonable one. Even if the 3L topology is going to be preferred in the long term future with SiC , the semiconductor technology transition needs to start with the 2 L topology. The evolution is the same that occurred with Si . First, the simple 2L topology is used to introduce the technology. After the semiconductors are known and the product is mature, 3L topology becomes interesting.
The current and future business case selection is based on SiC semiconductor cost reduction prediction. If this does not occur, the performed analysis is not valid. However, anticipating the selection of a $B C$, and developing a product gives an important advantage to the company with respect to its competitors. This is why the theoretical analysis performed in this chapter will be further studied with laboratory prototypes in the next ones.

CHAPTER 3
Hardware implementation

## 3.Hardware implementation

This chapter presents the test bench used to validate the LCoE analysis performed in the previous chapter. The design of the hardware is shown in detail. First, the objective and the approach of the test bench are given. Next, the process of selecting the different components is explained. The chapter also includes the design of the power stage for both the three level and two level converters, with the corresponding switching loops' validation. Finally, the chapter is concluded by presenting the most relevant results.

### 3.1. Test bench objectives and approach

### 3.1.1. Objective of the test bench

The main objective is to test the models analyzed in the LCoE calculation tool. With this, the results obtained in the LCoE calculation tool will be validated. The tests will help to compare the business case candidates between them.
In addition, a second objective is to learn about the application of high power SiC modules. Their performance is being analyzed, specially the switching of high power SiC modules. The objective is to identify the limits and possible adverse effects of high power SiC modules, and then, study how to solve them and make a contribution for the high power electronic designers' community.

### 3.1.2. Approach

To simplify the test bench, a commercial regenerative DC-link regulator has been used for the input AC-DC stage of the back-to-back (BTB) converter. The analysis is only focused on the DC-AC inverter stage. The selected converter is the 400 V Yaskawa DL 1000 series [96].To fulfill the objectives, both Si and SiC technologies are tested. In addition, converters with 2 level (2L) and 3 level (3L) topologies are designed. A flexible test bench is needed to keep simplifity.
The first decision is to use the same power stage for both semiconductor technologies. By doing so, only one power stage for each topology has to be designed. However, as the requirements of SiC are harder to meet, the power stage is designed for silicon carbide, and validated accordingly.
To use the same power stage, replaceable modules are used. This means the same module package needs to be selected for silicon and silicon carbide. Thus, it is possible to use the same control board for both technologies and topologies. As the three level topology needs to control some extra parameters, the control board will be designed to meet these requirements. Figure 3.1 shows the designed configuration for the 2 L and 3L converters. The main measured power variables are also shown in Figure 3. 1(c), which are common for both converters.

(a)

Regenerative DC-link regulator

(b)

(c)

Figure 3. 1.
Designed test bench configuration with regenerative DC link regulator and replaceable modules, (a) 3 level converter, (b) 2 level converter and (c) general diagram with the main measured power variables.

### 3.2. Component selection

The low scale test bench implemented will be tested at Mondragon Unibertsitatea facilities. The available grid is of $400 \mathrm{~V}_{\mathrm{AC}}$ and 64 A , which limits the power of the tests to 44 kVA . However, a test bench suitable for working at rated voltages of $690 \mathrm{~V}_{\mathrm{AC}}$ for 2 L and $900 \mathrm{~V}_{\mathrm{AC}}$
for 3 L , as well as power levels up to 125 kVA is built. The selected voltage levels require 1.7 kV modules for the 2 L converter and 1.2 kV modules for the 3 L .

The selected regenerative DC-link regulator is the Yaskawa 400 V DL 1000 series 4A0100 model. Its output power capability is 100 kW . The DC-link can vary between 600 V and 730 V with the Yaskawa 400 V DL 1000. Additional DC power sources are available to perform certain low power higher voltage tests (up to 1.5 kV ).

### 3.2.1. Modules

The market study developed in Section 1.4 .2 showed that manufacturers are moving towards common packaging for high power SiC modules. As defined in the test bench approach, the modules need to be replaceable, so the same package is used for Si and SiC . The only suitable package that fills these criteria is the 62 mm , see Table II. It is available among different manufacturers, in different semiconductor technologies Si and SiC and the available voltage ratings vary from 1.2 kV and 1.7 kV , up to 2 kV .
Thus, it is proposed to build the converters with real scale modules in terms of voltage rating. The 2 L converter will be based on 1.7 kV modules which allow a 1200 V DC-link voltage and $690 \mathrm{~V}_{\mathrm{AC}}$ output voltage. The 3L will be composed of 1.2 kV modules which allow a 1600 V DC-link voltage and $900 \mathrm{~V}_{\mathrm{AC}}$ output voltage. These are considered ambitious 100FIT conditions, and mean pushing the modules voltage rating to the limit [97]. According to these requirements, Table XIII shows the selected 62 mm modules.

Table XIII.
Selected 62 mm modules.

| Converter | Technology | Reference | Manufacturer | $\begin{gathered} \mathrm{V}_{\text {max }} \\ {[\mathrm{V}]} \end{gathered}$ | $\begin{aligned} & \mathbf{I}_{\text {max }} \\ & {[A]} \end{aligned}$ | Qty |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 3 level | Si IGBT | $\begin{gathered} \text { FF200R12K } \\ \text { T4 } \end{gathered}$ | Infineon | 1200 | 20 0 | 9 | [98] |
|  | SiC MOSFET | FF6MR12K M1 | Infineon | 1200 | 25 0 | 9 | [99] |
| 2 level | Si IGBT | $\begin{gathered} \text { FF300R17K } \\ \text { E4 } \end{gathered}$ | Infineon | 1700 | 30 0 | 3 | [100] |
|  | SiC MOSFET | $\begin{gathered} \text { CAS300M1 } \\ \text { 7BM } \end{gathered}$ | Cree | 1700 | $\begin{gathered} 32 \\ 5 \end{gathered}$ | 3 | [101] |
|  |  | *FF4MR20 | Infineon | 2000 | $\begin{gathered} 37 \\ 0 \end{gathered}$ | 3 | [102] |
| Out of stock until 2022. <br> *Under development, preliminary samples. |  |  |  |  |  |  |  |

However, there was no availability in the market for the Cree 1.7 kV SiC MOSFET during the hardware implementation stage due to the high demand. Although equivalent references are checked among other manufacturers, no equivalent solution is found for running the tests during 2021. Finally, the out of production 2 kV (still under development stage) has been provided by Infineon and implemented in the prototype to replace 1.7 kV SiC devices.

### 3.2.2. Drivers

The AgileSwitch 2ASC-12A1HP and 2ASC-17A1HP drivers are used to drive the 1.2 kV and 1.7 kV SiC modules respectively. Each of them requires its own specific adapter board, 62CA1-1200 V 62 MM, and 62CA4-12700 V 62 MM, respectively, which serve as a Plug \& Play combination, shown in Figure 3. 2. These drivers are specially designed to drive SiC technology, being robust and with high noise immunity. In addition, they are capable of monitoring the temperature and the DC link voltage.


Figure 3. 2.
AgileSwitch 2ASC-12A1HP/17A1HP driver with the adapter board for 62 mm modules.
Moreover, the drivers are highly programmable using a specially designed interface. A kit box containing the Intelligent Configuration Tool software and the hardware interface for programming all the drivers is acquired. The driver allows to program several fault thresholds. This makes possible to define different overvoltage and overcurrent limits. In addition, this programmable nature makes possible to adapt the features for silicon devices too. This is why the same driver is used for the Si based converters.

### 3.2.3. Capacitors

The capacitors in the DC-link act as energy storage in back to back converters. They are the element that allows the decoupling between the input and output. In wind energy systems it is what allows the generator to operate at a different frequency compared to the grid. The capacitance in the DC-link can be selected using different criteria.

### 3.2.3.1. Holdup energy

The DC-link capacitor is usually dimensioned according to the holdup energy required under a blackout situation. The criteria is to keep the voltage drop in the DC-link within a controlled range. The required capacitance depends on the allowable voltage drop, during the worst working scenario and the largest allowable blackout time (50).

$$
\begin{equation*}
\Delta V_{D C}=\frac{1}{C_{D C}} \cdot I_{D C} \cdot \Delta T \tag{50}
\end{equation*}
$$

Assuming that the DC-link current $I_{D C}$ is directly proportional to the power delivered by the converter $P_{\text {out }}$, (51) and (52), the worst DC-link voltage drop under a blackout will be produced working at rated active output power. The test bench is designed for 125 kW rated power.

$$
\begin{gather*}
P_{\text {out }} \approx P_{D C}=\Delta V_{D C}=\frac{1}{C_{D C}} \cdot I_{D C} \cdot \Delta T  \tag{51}\\
I_{D C}=\frac{P_{D C}}{V_{D C}} \approx \frac{P_{\text {out }}}{V_{D C}} \tag{52}
\end{gather*}
$$

The typical criterion is to keep the voltage for half a grid cycle. In a 50 Hz grid the $\Delta T$ is 10 ms.

$$
\begin{equation*}
\Delta T=\frac{T_{o}}{2}=\frac{1}{2 \cdot f_{o}} \tag{53}
\end{equation*}
$$

Combining (51)-(53), for a maximum voltage drop of $20 \%$ of the DC-link, the required total DC-link capacitance is calculated. The required capacitance is 4.3 mF and 2.4 mF for the 2 L and 3 L converters, respectively.

### 3.2.3.2. Test bench approach

However, the blackout hold time criteria is not considered for the test bench. This is because the test bench is designed for a laboratory application, so the holdup energy concept is not important. In addition, the actual test bench DC-link comprises both the selected capacitors and the DC power supply connected to the same DC-link. In this specific test scenario, in which the DC power supply regulates the DC-link voltage to the given reference, the specific calculation of the test bench DC-AC capacitors losses importance, at least in terms of capacitance.
In any case, the capacitance is selected big enough to keep voltage ripple in a reasonable margin. The behavior of the DC-link is checked by simulation to ensure the correct functioning with the selected capacitance.
The first test is done with 1 mF . The same capacitance is selected for 2 L and 3Lconverters. Every operation condition that is expected to be tested regarding $P$ and $Q$ is tested, and the worst conditions are identified. The DC-link capacitor requirements are calculated according to the worst operation points, and are shown in Table XIV. When the DC-link regulator device is added these requirements will be softer.

## Table XIV.

DC-link capacitor requirements for a 1 mF capacitance.

| Converter | $\mathbf{I}_{\mathbf{c}, \text { rms, } \max }[\mathbf{A}]$ | $\mathbf{V}_{\mathbf{c}, \max }[\mathbf{V}]$ |
| :---: | :---: | :---: |
| 3 level | 111 | 870 |
| 2 level | 103 | 1220 |

According to those requirements, the capacitors available in the market are checked. The film capacitors are the most suitable for these DC-link applications due to their high current capacity. The total DC-link must fulfil the requirements in Table XIV, but multiple capacitors are selected to create the required DC-link. The capacitor placement and capacitor number are explained further in this chapter in Sections 3.3 and 3.4. Table XV shows the selected capacitors for both converters.

Table XV.
Selected capacitors for the test bench.

| Converter | Single capacitor |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Ref | C [mF] | $\mathrm{I}_{\text {RMS }}$ [A] | $\mathrm{V}_{\text {max }}$ [V] |
| 3 level | Corn | ubilier 947D271K112AEGSN | I | 58 | 1100 |
| 2 level | Corn | ubilier 947D102K901CJRSN | 0.270 | 78 | 900 |
| Converter | Total DC-link |  |  |  |  |
|  | Qty | Connection | C [mF] | $\mathrm{I}_{\text {RMS }}$ [A] | $\mathrm{V}_{\text {max }}$ [V] |
| 3 level | 12 | 2P(each DC-link half per phase) | 0.810 | 348 | 2200 |
| 2 level | 8 | 4P2S | 2 | 312 | 1800 |

### 3.2.4. Cooling systems

Each power stack is placed on a metallic heatsink that is air-cooled. The heatsink is specified according to the required dissipation capability and the required dimensions to place the different modules. This is why 2 L and 3 L converters have separated cooling systems. However, Si and SiC converters use the same cooling system.
Firstly, a simulation sweep is launched with MatLab Simulink® using the models in Section 2.3.2.3, in order to identify the most critical operation points, which are shown in Table XVI. The worst case is identified at maximum current, 110.14 A and 84.44 A for the two and three level converters respectively. The power factor in the worst cases is 0.95 . The simulation is done at 125 kVA and maximum switching frequency, 10 kHz for SiC and Si technologies.
The maximum junction temperature of the semiconductors is set at $125^{\circ} \mathrm{C}$, and the required heatsink thermal resistance calculated using Foster thermal networks tuned with values provided by the manufacturers for each semiconductor. The silicon converters suffer the maximum losses and have the most restrictive thermal resistances. Thus, in both cases (2L and 3 L ), the Si configurations have determined the required heatsinks. According to the simulation results, a single heatsink has been designed for the three phases of the 2 L converter, whereas one independent heatsink has been designed for each phase of the 3L converter. The critical losses and the required thermal resistances are gathered in Table XVI. The data shown for the three level converter is for one phase.

Table XVI.
Maximum power losses and the required thermal resistance per converter.

| Converter | Maximum power loss [W] | Required thermal <br> resistance $[\mathbf{k} / \mathrm{W}]$ |
| :---: | :---: | :---: |
| 2L | 3360 | 0.0122 |
| 3L | 1480 (493 per phase) | 0.1 (per phase) |

The power electronics component manufacturer GUASCH has provided the required heatsink for each case, which fulfill the thermal resistance requirements, as shown in Table XVII. However, the effective cooling area needs to be studied. This is the area in where the modules are in contact with the cooling system. Both two and three level cooling systems effective areas need to fit three modules.

## Table XVII.

Maximum power losses and the required thermal resistance per converter.

| Converter | Reference | Thermal resistance [k/W] | Qty |
| :---: | :---: | :---: | :---: |
| 2L | SV-C300B-RG14369/400 | 0.0122 | 1 |
| 3L | SV-C215A-RG14230/200 | 0.0249 | 3 |

As seen in Figure 3. 3, the dimensions of the cooling systems fit properly with the required three modules of the 2 L converter and each of the 3 L phases. The layout and module placement details are given further in this work, in Section 3.3. Both the thermal resistance, as well as the effective cooling area occupation requirements are met. The GUASCH offer is accepted and both cooling systems are sent to mechanize. The mechanical adjustments to hold the electronic components on the cooling system are made by GUASCH. Figure 3. 4 shows the selected cooling systems pictures.


Figure 3.3.
Effective cooling area occupation representation diagram for, (a) two level converter and (b) three level converter.


Figure 3. 4.
Selected cooling systems for, (a) two level converter and (b) three level converter.

### 3.2.5. DC-link discharge resistors

A discharge resistor has been connected in parallel to each of the DC-link capacitor to ensure the proper discharge once the converter is turned off. A discharge time of 4 minutes is defined for the discharge. After that time, the DC-link must be discharged to ensure the safety of any operator. (54) describes the discharge and defines the required resistance. Results are shown in Table XVIII.

$$
\begin{equation*}
T_{\text {disch }}=5 \cdot R_{\text {disch }} \cdot C_{D C} \tag{54}
\end{equation*}
$$

## Table XVIII.

Calculated required maximum DC-link discharge resistance for both converters.


The resistors are constantly connected to the DC-link to avoid extra controls and switches for shutdown protocol. This means they are consuming power during the operation of the converter. The resistors need to withstand the voltage in the DC-link, as well as be able to dissipate the consumed power. They are placed in the effective cooling areas of the cooling systems to help the dissipation.
The DC-link of the 3L level converter is split into two halves. In addition, each phase is also mounted in a separate power stage. Thus, each phase will have two resistors, one for each half of the DC-link, so summing up, 6 resistors are used for the 3L converter. On the other hand, in the 2 L converter the whole DC -link is mounted together, so a single resistor is enough in this case.
Table XIX shows the selected discharge resistors and the characteristics of the resulting system for both converters. The discharge times together with the maximum voltage and the dissipated power requirements are met.

Table XIX.
Selected DC-link discharge resistors and the characteristics of the system.

| Converter | Reference | $\mathbf{R}$ <br> $[\mathbf{k} \Omega$ | $\mathbf{P}_{\text {max }}$ <br> [W] | $\mathbf{V}_{\text {max }}$ <br> $[\mathbf{V}]$ | Qty | $\mathbf{P}_{\text {diss }}$ <br> $[W]$ | $\mathbf{T}_{\text {disch }}$ <br> $[\mathbf{S}]$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{2 L}$ | ARCOL/Ohmite <br> HS150 18K J | 18 | 150 | 2500 | 1 | 80 | 180 |
| 3L | ARCOL/Ohmite <br> HS50 47K J | 47 | 50 | 1250 | 6 | 14 | 127 |

### 3.2.6. Sensors

Both the 2 L and 3 L converters need to sense the output voltage and current for control. In addition, the DC-link voltage also needs to be sensed. In the DC-link, a single sensor is enough for the 2L converter. However, two sensors are required in the 3L converter, in order to measure each half of the split DC-link. To prevent unbalances between the two DC-link capacitor voltages, a simple control strategy is used [36].
LEM sensors are used, with current output to avoid signal distortion due to noise. The same voltage and current sensors have been kept for both SiC and Si configurations.

### 3.2.6.1. Voltage sensors

The output AC voltage in the 3L converter is up to $900 \mathrm{~V}_{\mathrm{AC}}$, while it is $690 \mathrm{~V}_{\mathrm{AC}}$ in the 2 L . According to those voltage levels, the selected sensors are shown in Table XX.

## Table XX.

Selected voltage sensor to measure the output voltage.

| Converter | Reference | Maximum voltage [V] | Qty |
| :---: | :---: | :---: | :---: |
| 2L | LEM DVL 750 | 750 | 3 |
| 3L | LEM DVL 1000 | 1000 | 3 |

The maximum DC-link voltage is 1600 V for the 3L converter, which means each half of the DC-link would be charged around 800 V in balanced state under rated conditions. However, the possible unbalances must be considered, being necessary to leave certain transient and ripple margin over that rated voltage. In the case of the 2 L converter, its DC-link rated voltage value is 1200 V . According to the rated voltages and the described operational margins, the voltage sensors shown in Table XXI have been selected for the DC-link measurement.

## Table XXI.

Selected voltage sensor to measure the DC-link voltage.

| Converter | Reference | Maximum voltage [V] | Qty |
| :---: | :---: | :---: | :---: |
| 2L | LEM DVL 1500 | 1500 | 1 |
| 3L | LEM DVL 1000 | 1000 | 2 |

### 3.2.6.2. Current sensors

From the converter control point of view, only the output current of the converters needs to be sensed. To do so LEM current sensors are used. One current sensor has been integrated for each phase. Although the maximum current of the semiconductors is 370 A , the sensors have been rated for a reference power of 125 kVA , due to the limitation of the test bench. Thus, the selected current sensors have 200 A maximum current. The same reference is used for both converters. Table XXII shows the current sensors in both converters.

## Table XXII.

Selected current sensor to measure the output phase current.

| Converter | Reference | Maximum RMS current [A] | Qty |
| :---: | :---: | :---: | :---: |
| 2L | LF 205-S/SP3 | 200 | 3 |
| 3L | LF 205-S/SP3 | 200 | 3 |

### 3.2.7. Control board

Table XXIII shows the control variables for the operation of both converters. In addition, the supply voltages contained in the control board and the control signals are also presented. Table XXIII defines the input and output requirements for the control board. The same control board is used for 2 L and 3 L converters, so it is designed for the more demanding 3L converter requirements. The spare measurements are avoided in the 2 L converter.
The control is performed by the C2000 ${ }^{\text {TM }}$ LAUNCHXL-F28379D LaunchPad ${ }^{\text {TM }}$, which is a Texas Instruments digital signal processor (DSP). This technology is selected because it enables simple and fast programming based on MatLab-Simulink and Code Composer Studio. The C2000 LaunchPad compresses a DSP and several peripherals which allow to measure the required inputs and generate up to 18 PWM signals.

Table XXIII.
Selected current sensor to measure the output phase current.

| Converter | Variable name | Input/output | Qty | Type |
| :---: | :---: | :---: | :---: | :---: |
| 2L | Phase voltage | Input | 3 | 75 mA max analog |
|  | Phase current | Input | 3 | 200 mA max analog |
|  | DC-link voltage | Input | 1 | 75 mA max analog |
|  | $\pm 12 \mathrm{~V}$ supply voltage | Input | 1 | Supply voltage |
|  | +5 V supply voltage | Input | 1 | Supply voltage |
|  | +15 V supply voltage | Input | 1 | Supply voltage |
|  | +24 V supply voltage | Input | 1 | Relay activation voltage |
|  | Relay control | Input | 4 | 3.3 V Digital signal |
|  | Enable drivers | Input | 3 | 3.3 V Digital signal |
|  | ePWMx A/B | Input | 6 | 3.3 V PWM |
|  | $\pm 12 \mathrm{~V}$ supply voltage | Output | 7 | LEM supply voltage |
|  | +15 V supply voltage | Output | 3 | Driver supply voltage |
|  | DSP phase voltage | Output | 3 | 0-3 V analog |
|  | DSP phase current | Output | 3 | 0-3 V analog |
|  | DSP DC-link voltage | Output | 1 | 0-3 V analog |
|  | High/Low Driver | Output | 6 | 15 V PWM |
| 3L | Phase voltage | Input | 3 | 75 mA max analog |
|  | Phase current | Input | 3 | 200 mA max analog |
|  | DC-link voltage | Input | 2 | 75 mA max analog |
|  | $\pm 12 \mathrm{~V}$ supply voltage | Input | 1 | Supply voltage |
|  | +5 V supply voltage | Input | 1 | Supply voltage |
|  | +15 V supply voltage | Input | 1 | Supply voltage |
|  | +24 V supply voltage | Input |  | Relay activation voltage |
|  | Relay control | Input | 4 | 3.3 V Digital signal |
|  | Enable drivers | Input | 9 | 3.3 V Digital |
|  | ePWMx A/B | Input | 18 | 3.3 V PWM |
|  | $\pm 12 \mathrm{~V}$ supply voltage | Output | 8 | LEM supply voltage |
|  | +15 V supply voltage | Output | 9 | Driver supply voltage |
|  | DSP phase voltage | Output | 3 | 0-3 V analog |
|  | DSP phase current | Output | 3 | 0-3 V analog |
|  | DSP DC-link voltage | Output | 2 | 0-3 V analog |
|  | High/Low Driver | Output | 18 | 15 V PWM |

The input control supply voltages are generated by insulated external power supplies. The input analog signals are the output signals of the LEM sensors. Once in the control board and away from any noise source, the analog current signals are converted into $0-3 \mathrm{~V}$ output analog signals.

Figure 3.5 shows the power module driving scheme, starting from the generation of the PWM signals in the DSP. Their ultimate goal is to drive the modules in the converter. The control board converts the input 3.3 V PWM signals coming from the DSP into 15 V PWM signals in the output. However, to activate this conversion the Enable drivers 3.3 V digital input signal must be active. A 20 -way flat ribbon cable is used to connect the control board and the drivers. The 62AC1 driver adapter that contains the 2ASC driver core has an equivalent 20 pin input port.


Figure 3.5
Power modules driving scheme.
The relays are controlled from the DSP with a 3.3 V digital signal. They are activated with the external 24 V supply. They open and close four additional contacts. These are used to control circuit breakers and contactors installed for security in the test bench. Additional temperature measurement ports are available if needed. Figure 3. 6 shows the final designed control board, with the different components and circuits highlighted.


Figure 3. 6.
Designed control board.

### 3.3. Optimal busbar design for 3 level busbar converters

The parasitic components and the layout play a much more important role in converters using SiC because of the high $d V / d t$ and $d i / d t$ that involves the fast switching. If the designs are not optimized, potentially destructive problems can occur with the use of SiC devices. The most common destructive phenomenon is the voltage overshoot that can occur during the turn off of SiC devices. This overvoltage is produced due to the voltage created in the parasitic inductance of the power loop. This effect is aggravated by SiC semiconductors, since the voltage of an inductor is proportional to the stray inductance $L_{s}$ but also to the $d i / d t$ (55). Faster switching with SiC means higher current change rate, and consequently, a higher voltage in the parasitic inductance, which is added to the steady state blocking voltage. As modules become faster, the power loop inductances need to become smaller to prevent this overvoltage phenomena.

$$
\begin{equation*}
\Delta V=L_{s} \frac{d i}{d t} \tag{55}
\end{equation*}
$$

For example, the switching of a 1200 V SiC module is simulated in Figure 3. 7, with 100 nH and 200 nH in the power loop. The result represents the importance of a reduced inductance, since the overshoot with 200 nH in the power loop would damage the module in this particular example. In addition, a higher inductance will reduce the resonant frequency and rise the voltage resonance amplitude, increasing the required filter for electromagnetic interference (EMI) compliance.


Figure 3. 7.
Simulated turn off voltage comparing different power loop inductances.
The electronic components in the power loop of a power converter are connected by means of a busbar. The current and thus the power is conducted through the busbar, as well as any high frequency disturbances produced during switching transfers, which can produce undesired effects in the semiconductors. That is why the proper design of the busbar is necessary to minimize the resulting parasitic inductance in the power loop. In 3L converter topologies, this task is more complex because multiple switching loops exist [103], [104] and need to be considered in the design. Without careful consideration in the design process to reduce stray inductance, the $d i / d t$ of the switches would have to be reduced to control the overshoot, but with the burden of increasing the switching losses. Another technique to mitigate the overvoltage is to implement snubbers, with similar increment of the energy loss [105], [106]. Therefore, an optimized busbar design is necessary to fully use the potential of SiC technology.
Layout and busbar design have been discussed in the literature, mostly for 2 L converters [107]-[109]. Refs. [110]-[114] present procedures to design busbars for 3L converters, but the best results are obtained in [115], where the loop inductances are reduced significantly. The authors propose a design methodology to optimize the busbar in 3L converters. However, the methodology is only tested with HT-3000 package modules. As Figure 3. 8 shows, the pinout of the HT-3000 package is different from the 62 mm module selected in this research work. This directly affects the layout of the converter and thus the design of the busbar. Ref. [116] uses 62 mm modules to build a 3L converter, optimizing the loop inductance, but the inductance is four times higher than the one obtained in [115]. Due to the 62 mm package pinout, asymmetries are also found between switching loops. These asymmetries lead to unbalanced parasitics and voltage stress in the modules. In addition, uneven transient current due to asymmetric impedance reduce the reliability and increase EMI emissions of the converter [117]. Based on the analysis above, the methodology proposed in [115] is adapted for 62 mm modules. A detailed design is presented and experimentally tested for a 62 mm package. In the design, the asymmetries found in [116] are also addressed.


Figure 3. 8.
High power SiC modules packages detailed pinout comparison, (a) HT-3000 series [118], (b) 62 mm [99].

### 3.3.1. Switching loop evaluation

### 3.3.1.1. 3 level ANPC topology

To optimize the layout of the converter, it is necessary to understand the operation of the topology and its switching loops. Figure 3.9 shows a single-phase 3L ANPC, and Table XXIV gathers its switching states. The presence of redundant states ( +0 and -0 ) and the degree of freedom of some switches (for example $T_{3}$ in $+V_{D C} / 2$ and $T_{2}$ in $-V_{D C} / 2$ ) allows implementing different modulation strategies depending on different objectives. This work considers a modulation in which $T_{1}, T_{2}, T_{3}$ and $T_{4}$ work as high frequency switches, while $T_{5}$ and $T_{6}$ switch at fundamental frequency, as seen in Figure 3.9(b). The corresponding output phase voltage $V_{p h}-0$ is also shown in Figure 3. 9(b).
The topology has two pairs of symmetrical switching loops. Figure 3. 9(a) illustrates the low pair; the high pair is symmetrical with respect to the neutral point of the DC capacitors. Each of the low pair of loops is closed through the DC link capacitor $C_{2}$. The inductance of each loop resonates with the output capacitance of the respective active device in the loop. To keep the symmetry, the resulting inductance between the high side and low side switching loop pairs should be identical. Thus, it is indispensable to identify the inductances contributing to each switching loop to correctly study them.


Figure 3. 9.
Single-phase 3L ANPC, (a) topology with low side switching loops, (b) modulation and phase voltage.

## Table XXIV.

Switching states of single phase 3L ANPC converter

| State | $\mathbf{T}_{\mathbf{1}}$ | $\mathbf{T}_{\mathbf{2}}$ | $\mathbf{T}_{\mathbf{3}}$ | $\mathbf{T}_{\mathbf{4}}$ | $\mathbf{T}_{\mathbf{5}}$ | $\mathbf{T}_{\mathbf{6}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{+} \boldsymbol{V}_{\boldsymbol{D} C} \mathbf{2}$ | 1 | 0 | $0^{*}$ | 0 | 1 | 0 |
| $\mathbf{+ 0}$ | 0 | 1 | 0 | 0 | 1 | 0 |
| $\mathbf{- 0}$ | 0 | 0 | 1 | 0 | 0 | 1 |
| $-\boldsymbol{V}_{\boldsymbol{D} C} \mathbf{2}$ | 0 | $0^{*}$ | 0 | 1 | 0 | 1 |

### 3.3.1.2. Parasitic inductances and cancelling effects

Each component in the switching loop has an equivalent series inductance (ESL). Hence, every part should be carefully selected to minimize ESL. Paralleling components is also a simple way to reduce the resulting inductance, at least when mechanical requirements such as weight and volume restrictions allow to do so.
The other parasitic inductance to consider is created by the busbar. The inductance of a single plate is known as self-inductance $L_{s}$ and is calculated with (56) [109], [119],

$$
\begin{equation*}
L_{s}=\frac{\mu_{0} \mu_{r} l}{\pi}\left(\frac{1}{8}+\frac{2 h}{h+w}\right) \quad(d \ll h \| d+h \ll w) \tag{56}
\end{equation*}
$$

where $\mu_{0}$ and $\mu_{r}$ are the vacuum permeability and the relative permeability of the insulation material; $l, w$ and $h$ are the length, width and thickness of the plate respectively; and $d$ is the distance between two adjacent plates, as sketched in Figure 3. 10.


Figure 3. 10.
Two-layer busbar structure with opposite currents.
When two plates are overlapped, the mutual inductance $M$, has to be added, which is calculated with (57) [120]. The resulting inductance $L_{\text {tot }}$ is (58),

$$
\begin{gather*}
M=\frac{\mu_{0} \mu_{r} l h}{\pi \sqrt{4(d+h)^{2}+k w^{2}}} \cos \varphi  \tag{57}\\
L_{\text {tot }}=2 L_{s}+2 M \tag{58}
\end{gather*}
$$

where $k$ is the correction factor and $\varphi$ is the angle between the currents in each plate. Magnetic cancelation can be used to reduce the resulting inductance, forcing opposite currents in adjacent plates [108], as in Figure 3. 10. Doing so, $\varphi$ is $180^{\circ}$ and the resultant $L_{\text {tot }}$ is (59), obtaining the minimum inductance, as shown in Figure 3. 11.

$$
\begin{equation*}
L_{t o t}=\frac{\mu_{0} \mu_{r} l}{\pi}\left(\frac{1}{4}+\frac{4 h}{h+w}-\frac{2 h}{\sqrt{4(d+h)^{2}+k w^{2}}}\right) \tag{59}
\end{equation*}
$$



Figure 3. 11.
Normalized inductance depending on the angle between currents $\varphi$.

### 3.3.2. Busbar design

### 3.3.2.1. Phase leg formation

To create a 3L ANPC leg with half-bridge modules, three modules are required. However, as Figure 3. 12 shows, two different options exist. After drawing the modules for both options, the busbar parts required for connection are also drawn for analysis.
Next, all the inductances in the low switching loops for both options are noted in Table XXV. If each busbar part is considered independent, the total parasitic inductance $L_{\text {tot }}$ of each loop is (60)-(63). Comparing the short loops $L_{\text {tot,sl }}$, one less busbar connection is identified in the optimized phase leg, shown in Figure 3.12(b). Thus, this second optimized option is selected for the design.

(a)

(b)

Figure 3. 12.
3-level ANPC phase leg formation options considering parasitic inductances, (a) non-optimized phase leg, (b) optimized phase leg.

Table XXV.
Resulting total inductance for considered phase leg options.

| Switching loop | Phase leg option |  |  |
| :---: | :---: | :---: | :---: |
| Short loop | Non-optimized phase leg | $L_{\text {tot,sl }}=L_{c}+2 L_{T}+L_{\text {neu }}+L_{\text {mid }}+L_{\text {neg }} *$ | (60) |
|  | Optimized phase leg | $L_{\text {tot }, \text { sl }}=L_{c}+2 L_{T}+L_{\text {neu }}+L_{\text {neg }}$ * | (61) |
| Long loop | Non-optimized phase leg | $L_{\text {tot }, \text { ll }}=L_{c}+4 L_{T}+L_{\text {neu }}+L_{\text {mid }}+L_{A C}+L_{\text {neg }} *$ | (62) |
|  | Optimized phase leg | $L_{\text {tot, }, \text { ll }}=L_{c}+4 L_{T}+L_{\text {neu }}+L_{\text {mid }}+L_{\text {mid }}+L_{\text {neg }}$ * | (63) |
| ${ }^{*} L_{\text {neg }}$ is equivalent to $L_{\text {pos }}$ in upper side loops |  |  |  |

### 3.3.2.2. Module placement

Determining the module placement is the next design step. The challenge is to create symmetrical current paths to reduce parasitic unbalances, while keeping the minimum distance between modules. To do so the busbar layers in Figure 3. 13 are studied. The vertical placement in Figure 3. 13(a) works for the HT-3000 package, but it creates a vertical
asymmetry for the 62 mm package due to the different pinout.
As sketched in Figure 3. 13(b), rotating Module 3 solves the vertical asymmetry related to the pinout. But it should not be aligned with the mechanical center, because a horizontal asymmetry is created. With the shift applied to Module 3 in Figure 3. 13(c), symmetrical current paths and switching loops can be achieved in theory. This analysis is conceptually valid, but is subject to manufacturing restrictions.

| Extra distance | Neutral layer |
| :--- | ---: |
| Pos/neg layer | Middle layer |


(a)
(b)
(c)

Figure 3. 13.
62 mm module placement options considering current paths in busbar layers, (a) vertical placement, (b) rotated module placement, (c) rotated and shifted module.

### 3.3.2.3. Capacitor placement

The DC-link capacitor is part of both switching loops, so it is a key component of the design. It is important to minimize the parasitic inductance added by this component, even more in high current applications. This is because the contribution of this component to the total inductance of the loop can be significantly high when compared to other parts. The ESL of the capacitor should be a main factor in the part selection. A good option is to use metallized film capacitors, with high current ratings and reduced ESL when compared to electrolytic counterparts. This choice is recommended in [115] and done in this design.
If a single capacitor is used as shown in Figure 3. 14(a), the full ESL will be added to the switching loop inductance. A good technique to reduce the ESL is to parallel many parts, as illustrated in Figure 3. 14(b). However, if parallel capacitors are placed oppositely, as recommended in [121] and shown in Figure 3. 14(c), the magnetic cancelation effects described in Figure 3.11 can be achieved, reducing the parasitic inductance around $80 \%$. The proposed design uses this last technique.

Current through: $\longleftarrow$ Pos/neg layer $\longleftarrow$ Neutral layer $\longleftarrow$ In the capacitor


Figure 3. 14.
Capacitor placement options, (a) single capacitor, (b) parallel capacitors, (c) optimized parallel capacitors.

### 3.3.2.4. Neutral layer design

The neutral layer design should be analyzed carefully because both pairs of switching loops share it. Based on Figure 3. 13, this layer is not connected to Module 3. Then, a small layer like the one sketched in Figure 3. 15(a) with the yellow area, connecting both capacitors with Modules 1 and 2 is enough for the topology operation. However, and following the methodology proposed in [115], the return path of the current should also be considered. To do so, the long loop is studied.
Figure 3. 12(b) shows that the long loop goes through the three modules. Taking the low long loop as an example, Figure 3. 15(a) represents the expected current path in a small neutral layer, not covering Module 3. As the returning current in the neutral layer does not have the option to overlap to its ongoing opposite current in the middle layer, an area (shaded in black between Module 3 and Modules 1 and 2) is formed. The parasitic inductance of the loop is increased because the cancelling effect in (59) is not applied.
The optimized neutral layer in Figure 3. 15(b), represented with the yellow area, overlaps Module 3, allowing the current in the long loop to flow as illustrated. By doing so, opposite currents are allowed. Ref. [115] simulates this effect using Ansys Q3D, achieving 6.3 times lower parasitic inductance with the optimized neutral layer. This last option is the selected one for the proposed design.


Figure 3． 15.
Neutral layer design options with the expected current paths of the low long switching loop，（a）non－optimized neutral layer，（b）optimized neutral layer．

## 3．3．3．Design evaluation by impedance analyzer

## 3．3．3．1．Evaluation methodology

The 3L ANPC converter busbar that has been designed and manufactured according to the process described in previous stages is shown in Figure 3．16．Once assembled，the different parasitic inductances are tested using the Bode 100 impedance analyzer and B － WIC impedance adapter．This setup allows to run impedance measurements between 1 Hz and 50 MHz ．Based on the rise and fall time［122］，shown in the datasheet of the module used in this design［99］，the inductance at 25 MHz is analyzed．Following the example provided in the user manual［123］，open，short and load calibrations are performed before measuring．The modules are shorted to perform the measurements，but the capacitors are included．Connection points shown in this section match the ones shown in Figure 3．12（b） and Figure 3．15（a）．
To evaluate the benefits of the proposed design techniques，the dismissed options are created and also tested in the lab．Finally，the results are compared to other designs， considering the package of the modules used in each case．


Figure 3. 16.
Manufactured busbar with its layers, (a) top view, (b) bottom view.

### 3.3.3.2. Commutation symmetry evaluation

The inductance of both pair of switching loops is measured with the impedance analyzer. Figure 3. 17(a) shows the testing of the upper side short loop, with the positive side of the DC bus connected. Figure 3. 17(b) shows the testing of the lower side long loop, with the negative side of the DC bus connected.
Table XXVI shows the results of the experimental measurements. These results are compared to the ones in [116], where 62 mm modules were used, and the asymmetry in both designs is assessed. The proposed design achieves $91 \%$ and $90 \%$ reduction in the asymmetry for short and long loops respectively. The inductances of the prototype are 4.17 nH for the short loop and 8.41 nH for the long loop. Modules are not considered for these measurements, but the capacitors are included.

(a)

(b)

Figure 3. 17.
Busbar impedance testing, (a) high side short loop, (b) low side long loop.

Table XXVI.
Symmetry test results and asymmetry comparison.

| Switching loop | Inductance measured in <br> the proposed design [nH] | Inductance measured in [116] <br> [nH] |
| :---: | :---: | :---: |
| High short <br> loop | 4.17 | 15.82 |
| Low short loop | 4.19 | 16.71 |
| Asymmetry [\%] | 0.48 | 5.33 |
| High long loop | 8.53 | 27.42 |
| Low long loop | 8.41 | 23.39 |
| Asymmetry [\%] | 1.37 | 14.69 |

### 3.3.3.3. Capacitor placement evaluation

To test the inductance of the single capacitor option, a capacitor is removed from the busbar. The test bench configured for this measurement is shown in Figure 3. 18. The inductance of the parallel capacitors option in Figure 3.14(b) is estimated to be one half of the measured single capacitor value.
The inductance of the optimized parallel capacitors in Figure 3. 14(c) is the same as the short loop in Figure 3. 17(a) because the modules are not considered for the measurement.

The configuration with optimized parallel capacitors achieves the lowest inductance. Obtaining a reduction of $78.5 \%$ and $57 \%$ compared to a single capacitor and parallel capacitors configurations respectively. Table XXVII summarizes the measurement results, presenting the applied method.


Figure 3. 18.
Single capacitor parasitic inductance measurement.
Table XXVII.
Capacitor placement test results.

| Configuration | Inductance $[\mathbf{n H}]$ | Method |
| :---: | :---: | :---: |
| Single capacitor | 19.41 | Measured |
| Parallel capacitors | 9.70 | Estimated |
| Optimized parallel capacitors | 4.17 | Measured |

### 3.3.3.4. Neutral layer design evaluation

To emulate the non-optimized neutral layer in Figure 3. 15(a), a bypass cable is used. As illustrated in Figure 3. 19, this cable connects Modules 1 and 2, omitting the neutral layer in the prototype through insulation. The optimized neutral layer should not be connected to the measured loop for this test, thus capacitors must be removed from the busbar, as they are connected to this layer. The returning current can only flow throw the bypass cable, creating the scenario in Figure 3. 15(a). In addition, points $\mathbf{X}$ and $\mathbf{Y}$ in Figure 3. 19 match those in Figure 3. 15(a) for clarity. The virtual scenario created for this test is a way of obtaining a measurement of a neutral layer that does not overlap ongoing currents.
The inductance of the created non-optimized neutral layer is measured. According to the analysis in Figure 3. 15, the measured value should be compared to the long loop. However, the long loop goes through the capacitors, so the inductance of the optimized parallel capacitors ( 4.17 nH ) is added to the measured inductance. Thus, the total estimated inductances for neutral layers are shown in Table XXVIII.

The inductance of the long loop with the non-optimized neutral layer is $82.3 \%$ higher. This result shows the importance of actively overlapping layers to allow returning currents to flow in the outgoing path. In addition, the result is consistent with the simulation performed in [115] which shows an increment of 6.3 times in the inductance of the design without the full overlapping neutral layer. The inductance measured in the created non-optimized neutral layer is 5.6 times higher compared to the optimized one, matching both results.


Figure 3. 19.
Non-optimized neutral layer inductance measurement with bypass cable.
Table XXVIII.
Neutral layer optimization test results.

| Option | Inductance $[\mathrm{nH}]$ |
| :---: | :---: |
| Non optimized middle layer | 47.72 |
| Optimized middle layer | 8.44 |

### 3.3.3.5. Loop inductance evaluation

Table XXIX compares loop inductances achieved in the proposed design with other 3L converters. Module inductances are also added to the results for a fair comparison. The package used in each design is noted too. The proposed design achieves significantly lower parasitic inductance than most of the other designs.
Comparison with [116] is especially important as the same package is used, even if the parasitic inductance of the devices are different. In addition, the asymmetry issues found with 62 mm package are addressed. Similar inductances as in the reference design [115] are achieved if the modules are not considered. The results show the possibility to apply the design methodology presented in [115] to other packages. The comparison also validates the design changes done to adapt the methodology to a new pinout.

Table XXIX.
Loop inductance comparison considering modules.

| Reference | Device <br> package | Single device $\mathbf{L}_{\boldsymbol{T}}$ <br> $[\mathbf{n H}]$ | DC bus <br> $[\mathbf{k V}]$ | Short loop <br> $[\mathbf{n H}]$ | Long loop <br> $[\mathbf{n H}]$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $[115]$ | HT 3000 | 2 | 1.0 | 7 | 18 |
| $[114]$ | EconoDUAL | 10 | 2.4 | $\mathrm{n} / \mathrm{a}$ | 115 |
| $[111]$ | HiPak | 24 | 2.0 | 78 | 208 |
| $[124]$ | Semitrans 4 | 20 | 1.2 | 55 | 135 |
| $[125]$ | n/a | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ | 96 | 150 |
| $[126]$ | Semitrans 4 | 20 | $\mathrm{n} / \mathrm{a}$ | 48 | 76 |
| $[112]$ | PrimePak ${ }^{\text {TM } 2 ~}$ | 5 | 1.1 | 95 | 118 |
| $[116]$ | 62 mm | 7 | 0.9 | 30 | 51 |
| Proposed | 62 mm | 9 | 0.8 | 22 | 44 |

### 3.3.4. Design evaluation by switching

### 3.3.4.1. Evaluation methodology

The different parasitic inductances are tested using the switching waveforms obtained in the laboratory. To do so, the double pulse testing (DPT) technique presented in the following section is used. The short loop, the long loop and the short loop with a single capacitor are switched and the waveforms analyzed. The results are then compared to the measurements in the previous section.

### 3.3.4.2. Double pulse test

The switching validation is done by performing a DPT to the 3L ANPC power stage. This test evaluates the layout and the switching of the converter. With the waveforms obtained in the DPT, the parasitic inductance of the switched loop can be calculated, as explained in Section 3.3.4.4.
Figure 3.20 (a) shows the setup for the DPT. In this case, $T_{H}$ is the non-active switch, and is always OFF acting like a freewheeling diode, while $T_{L}$ is the active switch, performing the two pulses. The test can be performed with a single half bridge module.
To test the layout, the device under test (DUT) must switch with current. The activation of $T_{L}$ during the first pulse creates a linearly rising current through $L_{\text {Load }}$ inductor. Then, this active switch $T_{L}$ is switched-off and the body diode of the non-active switch acts as a freewheeling diode which keeps the inductor current conducting. This transitions allows testing the turn off commutation of the DUT. Later, after a previously calculated time, the DUT is switched-on under the desired load current in the second pulse. Thus, a turn on and a turn off commutation of the DUT are generated and monitored.


Figure 3. 20.
Double pulse test diagram, (a) the setup, (b) waveforms of the different elements.
Analyzing the voltage and current waveforms of the DUT, the switching energy can be calculated. However, in this specific stage, the DPT has been used to measure the inductance of the switching loop under different conditions. The test is also used to predict possible destructive phenomena, especially regarding the overvoltage during turn off.

### 3.3.4.3. Selected voltage and current probes

The DPT waveforms are captured with voltage and current probes. The voltage probe needs to be rated at least as high as the breakdown voltage of the modules. This is 1200 and 1700 V for the semiconductors in the 3L and 2L converters, respectively. In addition, the probe needs to guarantee a high enough bandwidth to measure the fast transients. Insulated probes are preferred to avoid grounding issues.
Current probes need to be able to measure up to 200 A . The dynamic capability is also important, as high $d i / d t$ is expected in the SiC modules. Finally, the current probe needs to fit in the power circuit, so physical restrictions also exist.
Table XXX shows the selected voltage and current proves. The same probes are used for both 2 L and 3 L converters, as well as for Si and SiC converters. In addition, Figure 3. 21 shows how the Rogowski coil fits the 62 mm modules terminals for correct measurements. All the measurement requirements are met with the selected voltage and current probes.

## Table XXX.

Selected voltage and current probes.

|  | Reference | Type | Maximum <br> rating | Bandwidth <br> or di/dt | Qty |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Voltage probe | PMK BumbleBee | Insulated | 2000 V | 400 MHz | 2 |
| Current probe | CWT MiniHF <br> $3 / B / 4 / 100 / 5$ | Rogowski coil | 600 A | $100 \mathrm{~A} / \mathrm{ns}$ | 2 |



Figure 3. 21.
Physical configuration of the current measurement on 62 mm modules.

### 3.3.4.4. Inductance calculation from the DPT

Equation (55) is used to calculate the inductance of the switched loop. The overshoot represents the voltage in the loop inductance, and can be obtained by the difference between the maximum peak voltage and the DC value. The $d i / d t$ is the turn off slope of the current. These information are obtained from the analysis of the switching waveform data, as done in Figure 3. 22.


Figure 3. 22.
Data acquisition from the turn off waveform in a DPT to calculate the loop inductance.

### 3.3.4.5. Short loop

First, the short loop is tested switching 600 V and increasing the current from 125 to 225 A , Figure 3.23 shows the turn off waveform of the short loop for different currents. The analysis described in the previous section is performed for every switching condition, and summarized in Table XXXI. The maximum overshoot suffered in the switching of the short loop is of 190 V , which is given at maximum current. Also, the $d i / d t$ increases as the switched current is also increased, achieving a maximum of $8.86 \mathrm{~A} / \mathrm{ns}$.


Figure 3. 23.
The turn off of the short loop for different currents.

Table XXXI.
The short loop calculated inductance by switching evaluation for different currents.

| Current [A] | $\boldsymbol{d i} / \boldsymbol{d t}[\mathbf{A} / \mathbf{n s}]$ | Overshoot [V] | Calculated <br> inductance $[\mathbf{n H}]$ |
| :---: | :---: | :---: | :---: |
| $\mathbf{1 2 5}$ | 4.83 | 110 | 22.9 |
| $\mathbf{1 4 0}$ | 5.64 | 126 | 22.4 |
| $\mathbf{1 5 5}$ | 6.05 | 142 | 23.5 |
| $\mathbf{1 7 0}$ | 6.44 | 150 | 23.3 |
| $\mathbf{1 8 5}$ | 7.25 | 159 | 21.9 |
| $\mathbf{1 9 5}$ | 7.25 | 166 | 22.9 |
| $\mathbf{2 1 0}$ | 8.05 | 174 | 21.6 |
| $\mathbf{2 2 5}$ | 8.86 | 190 | 21.5 |

The calculated inductance values are consistent over all the switching currents. In addition, they match well with the busbar inductances measured in Section 3.3.3.5 and shown in Table XXIX. The measured inductance with the impedance analyzer is 22 nH considering the module that is part of the switching loop. The switching test shows close results, validating the impedance analyzer measurements for the short loop.

### 3.3.4.6. Long loop

Next, the long loop is tested in the same way. Figure 3.24 shows the turn off waveform of the long loop for different switched currents. Table XXXII presents the characteristics of the analyzed waveforms. The maximum overshoot is higher than in the short loop, 502 V at maximum current. The calculated inductances are also consistent for all the switched currents.


Figure 3. 24.
The turn off of the long loop for different currents.

## Table XXXII.

The long loop calculated inductance by switching evaluation for different currents.

| Current [A] | $\boldsymbol{d i} / \boldsymbol{d} \boldsymbol{t}[\mathbf{A} / \mathbf{n s}]$ | Overshoot [V] | Calculated <br> inductance $[\mathbf{n H}]$ |
| :---: | :---: | :---: | :---: |
| $\mathbf{1 1 5}$ | 4.83 | 310 | 64.1 |
| $\mathbf{1 3 0}$ | 5.37 | 358 | 66.6 |
| $\mathbf{1 4 0}$ | 5.8 | 382 | 65.8 |
| $\mathbf{1 5 5}$ | 6.44 | 422 | 65.5 |
| $\mathbf{1 6 5}$ | 7.03 | 438 | 62.3 |
| $\mathbf{1 8 0}$ | 7.5 | 454 | 60.4 |
| $\mathbf{1 9 5}$ | 7.73 | 486 | 62.8 |
| $\mathbf{2 1 0}$ | 7.73 | 502 | 64.9 |

However, the results do not match the measurements in Section 3.3.3.5 and shown in Table XXIX. The main difference with the measurements performed on the short loop is that more modules are part of the long loop. While the measurement of the short loop is direct, and only adding the inductance of a module gives good measurement accuracy, this is not the case in the long loop. All three modules in a single phase of a 3L ANPC converter are part of the long loop, having to use bypass connections for the impedance measurement, as shown in Figure 3. 17. This leads to inaccurate results, as confirmed by the disparity of the results in Table XXIX and Table XXXII.

### 3.3.4.7. Capacitor placement optimization

Finally, the configuration with the single capacitor, shown in Section 3.3.2.3 is also tested with the DPT. Figure 3.25 shows the turn off of the short loop comparing the waveforms with the optimized capacitors and the single capacitor. The registered values are shown in Table XXXII. The maximum overshoot is 286 V which is higher than the value registered with the optimized cap. Regarding the $d i / d t$, the maximum value is $7.73 \mathrm{~A} / \mathrm{ns}$, achieved at maximum current. The achieved current reduction rate is slower than with the optimized capacitors layout.


Figure 3. 25.
The turn off of the short loop with the optimized capacitors, and the single capacitor for different currents.

Table XXXIII.
The short loop calculated inductance by switching evaluation for different currents with a single capacitor.

| Current $[\mathrm{A}]$ | $\boldsymbol{d i} / \boldsymbol{d} \boldsymbol{t}[\mathbf{A} / \mathbf{n s}]$ | Overshoot [V] | Calculated <br> inductance $[\mathbf{n H}]$ |
| :---: | :---: | :---: | :---: |
| $\mathbf{1 1 5}$ | 4.83 | 182 | 37.7 |
| $\mathbf{1 3 0}$ | 5.27 | 206 | 39.1 |
| $\mathbf{1 4 0}$ | 5.95 | 222 | 37.4 |
| $\mathbf{1 5 5}$ | 6.44 | 238 | 37 |
| $\mathbf{1 6 5}$ | 6.77 | 254 | 37.6 |
| $\mathbf{1 8 0}$ | 6.77 | 262 | 38.7 |
| $\mathbf{1 9 5}$ | 7.25 | 270 | 37.3 |
| $\mathbf{2 1 0}$ | 7.73 | 286 | 37 |

The calculated loop inductance is higher than with the optimized capacitors, shown in Table XXXI, and predicted by the impedance measurement. Also, the results are consistent for all the switched currents. In addition, the results match the measurements in Section 3.3.3.3 and shown in Table XXVII. The measurements by the impedance analyzer are done without the modules, so 18 nH should be added to those results. The final measured inductance with the modules is 37 nH , matching the calculations in the waveforms.

### 3.4. 2 level busbar design

Unlike 3L converters, the 2 L topology only has one switching loop. The analysis and design of the busbar is straightforward, focusing only on two requirements. The first is to keep distances as short as possible. The second is to ensure returning currents can flow in the opposite path, applying the magnetic cancellation technique shown in Figure 3. 11. A single module is required to build a phase, so the 3 phases of the converter are built in the same busbar.

### 3.4.1. Switching loop evaluation

Each phase has its own switching loop, shown in Figure 3. 26. The switching loops individually cannot be optimized because there is only one possible configuration. This is because a single module is used per phase. The modulation is also the simplest. High and low switches in each phase are opposite, while each phase is $120^{\circ}$ out of phase.


Figure 3. 26.
2 level converters switching loops.

### 3.4.2. Module placement

There is only one possible module placement, shown in Figure 3. 27. Positive and negative layers connect the respective capacitor terminal to the module. The modules should be as close as possible, while still keeping the required gap for proper mechanical connection and insulation. In addition, both layers should be overlapped in order to allow opposite currents.


Figure 3. 27.
2 level converter module placement.

### 3.4.3. Capacitor placement

The capacitor is connected to the three phases, and the current path to each one needs to be analyzed. The objective is to keep a symmetric current path for the three phases while the parasitic inductance in the path is minimized. To do so, the same technique as in the 3L converter is used. The capacitors are paralleled to divide the ESL, and opposite direction is given in order to achieve magnetic cancelation.
Figure 3. 28 shows the designed capacitor structure. Each capacitor is opposite to the two closest ones, forcing the opposite currents through all the structure. In addition, the distance between every module and two capacitor pairs is always identical. This last characteristic ensures symmetry between phases.


Figure 3. 28.
Capacitor placement in the 2 L converter.

### 3.4.4. Busbar assembly

The designed busbar is built and assembled in the laboratory. Figure 3. 29 shows the laboratory prototype. The negative layer and the modules are located underneath the positive layer and the capacitors.


Figure 3. 29.
2 L converter reception, (a) the busbar with the capacitors and (b) the 62 mm modules ready to assemble.

### 3.5. Hardware validation

The 2 L and 3 L prototypes have been implemented by fully assembling all the parts. Figure 3. 30 shows the final 2L converter prototype while the 3L prototype is shown in Figure 3. 31. The Yaskawa DC-link regulator is connected to the DC-link separately. The final step before performing any test is to validate the switching of both converters.


Figure 3. 30.
2L converter prototype.


Figure 3. 31.
3L converter prototype.

### 3.5.1. 3L converter switching validation

Both short and long switching loops are tested to validate the laboratory prototype. Figure 3.22 and Figure 3.23 show the measured drain to source voltage $V_{d s}$ for a turn-off transient in short and long loops respectively. The test is performed with 600 V , the 100FIT value, in each half of the DC-link, which is a higher value than what the converter will handle in the continuous tests.

Following the classic definition in electronics, rising time of $V_{d s}$ is measured from 0.1 to 0.9 of the DC value [127]. The achieved rise time in the short loop is 40 ns , being the fastest $d i / d t 8.86 \mathrm{~A} / \mathrm{ns}$. The maximum measured $V_{d s}$ voltage is 790 V while switching 225 A , proving safe switching operation in the short loop.
The rise time in the long loop is also 40 ns , being the fastest $d i / d t 7.73 \mathrm{~A} / \mathrm{ns}$. The maximum measured $V_{d s}$ voltage is 1102 V while switching the maximum current. It is concluded that the 1200 V modules are switched in fast but safe conditions, not suffering any overvoltage in the turn off in either switching loop, see Figure 3. 23 and Figure 3. 24.

### 3.5.2. 2 L converter switching validation

Figure 3.32 shows the measured drain to source voltage $V_{d s}$ for a turn off transient in the 2 L converter. The DC voltage is 750 V , being over the value that will be used in the continuous tests. The rising time of $V_{d s}$ is measured from 0.1 to 0.9 of the DC value, as done in the 3 L converter.
The measured rise time is 46 ns , being the fastest $d i / d t 8.6 \mathrm{~A} / \mathrm{ns}$. The maximum measured $V_{d s}$ voltage is 1054 V while switching 225 A . The calculated stray inductance of the switching loop is 35 nH . The correct switching of the 2 L converter is validated.


Figure 3. 32.
Measured turn off transient $V_{d s}$ waveform under 750 V DC voltage in the two level converter for different currents.

### 3.5.3. 3L continuous test

The 3L converter is tested at maximum power to ensure the correct functioning. The output waveforms are shown in Figure 3. 33. The testing conditions are shown in the next chapter in Table XXXIV. The first test is performed at 2.5 kHz switching frequency, Figure 3. 33(a), being the fundamental frequency $f_{0}$ of the output sinewave 250 Hz . The switching frequency is only 10 times higher than the fundamental frequency, so the converter struggles to synthesize a proper output current sinewave.
In addition, voltage unbalances are observed in between the two DC link halves. During the design of the 3L converter, the neutral point balancing strategy presented in [36] is applied. However, as the switching frequency and the fundamental frequency are too close, the control strategy cannot operate effectively.
This issue is solved when increasing the switching frequency. Figure 3. 33(b) shows the output waveforms of the 3 L converter at 10 kHz switching frequency. The output current sinewave is cleaner, and the voltage unbalances observed at 2.5 kHz are corrected with the neutral point balancing strategy.
As a neutral point balancing strategy is necessary to ensure the correct operation of 3L converters, a switching frequency at least 30 times higher than the fundamental is recommended at high modulation indexes $m_{a}$, if the voltage unbalance is to be kept under $5 \%$. This is shown in Figure 3. 34, in which the measured voltage unbalance is presented per unit, depending on the switching frequency and fundamental frequency ratio at $m_{a}=$ 0.9. This analysis shows that the aforementioned ratio must be used if an acceptable unbalance below $5 \%$ is to be achieved. The unbalance is reduced as lower $m_{a}$ values are used [36].
The performed tests validate the 3L converters correct operation, at maximum power and different switching frequencies, acknowledging the voltage balancing issue.


(b)

Figure 3. 33.
3 L converter continuous test at maximum power, a) at 2.5 kHz and b) at 10 kHz switching frequency.


Figure 3. 34.
Measured voltage unbalance per unit, depending on the fundamental frequency and switching frequency ratio.

### 3.5.4. 2 L continuous test

The 2 L converter is tested at maximum power to ensure the correct functioning. The output waveforms are shown in Figure 3.35. The testing conditions are shown in the next chapter in Table XXXIV. The first test is performed at 2.5 kHz switching frequency, Figure 3.35 (a), being the fundamental frequency $f_{0}$ of the output sinewave 250 Hz . Once again, at low switching frequency, the quality of the output current sinewave is low.
When increasing the switching frequency up to 10 kHz , Figure 3.35 (b), the quality of the output current sinewave improves considerably. The 2 L converter is validated at maximum operation power for different switching frequencies.

(a)
(b)

Figure 3. 35.
2 L converter continuous test at maximum power, a) at 2.5 kHz and b) at 10 kHz switching frequency.

### 3.6. Conclusion

This chapter describes the design of two versatile test benches capable of testing 2L and 3L DC-AC converter configurations, which eases the comparison between different semiconductor technology ( Si vs SiC ) and voltage ( $1.2 \mathrm{kV}, 1.7 \mathrm{kV}, 2 \mathrm{kV}$ ) ratings. Careful component selection is presented, together with the power stage design.
For the 3L converter, an optimized busbar design is tested, adapting the successful design methodology in [115] to 62 mm package. Shifted module placement is proposed to ensure switching loop symmetry, parallel capacitors with opposite currents are used, as well as an optimized neutral layer, actively overlapping the ongoing current path. Each design decision is evaluated in detail using impedance analyzer measurements. The proposed design improves the symmetry over $90 \%$ and reduces loop inductance $15 \%$ when compared to existing 3L converters with 62 mm modules. The busbar is tested at 600 V , switching in 40 ns, while having a safe overshoot at 225 A . There is no need to slow down the gate or use snubbers.

For the 2 L converter, the module placement is straightforward. However, the capacitor placement is optimized. The switching of the two level converter is also validated with a DPT. The design is tested at 750 V , switching in 46 ns , while having a safe overshoot at maximum current of 225 A . Again, no need to slow down the gate or add any safety measure is observed. High power converters will benefit with improved efficiency and increased power density due to the achieved switching characteristics in this work.
Continuous tests are carried out for both 3L and 2L converters at maximum power. Both converters are also tested at different switching frequency. A voltage unbalance issue is observed and explained at low switching frequency in the 3L converter. There is no remarkable issue in the 2 L converter.
The test bench is ready to perform the efficiency tests. In addition, this test bench will allow to compare the selected business cases, fulfilling the proposed objective.

CHAPTER 4
Experimental testing of the
business case

## 4. Experimental testing of the business case

This chapter presents the tests made in the test bench designed in the previous chapter. The objective is to validate the models used in the LCoE calculation tool of Chapter 2. The business cases ( BC ) identified in Section 2.5.5 are tested and compared.
First, the baseline configuration, based on Si semiconductors and two level (2L) is analyzed. Then, the same topology is used but with SiC semiconductors. Next, the three level (3L) configuration with Si is introduced. Finally, the 3L topology is studied with SiC semiconductors.
For each configuration, the efficiency and the bill of material (BoM) is analyzed, as they are the two main factors for the LCoE calculation. A theoretical converter optimization is also performed if the configuration allows so, and the efficiency and BoM of the optimized configuration are analyzed again. Finally, the LCoE of each configuration is calculated. The chapter ends with the main conclusions obtained in the tests, comparing the different features provided by each configuration to those offered by the baseline. This chapter adds experimental support to the BC selection in Section 2.5.5.

### 4.1. Conditions of the analysis

This section explains the conditions in which the analysis has been performed. First, the operation points of the laboratory tests are listed. Next, the theoretical converter optimization method is presented. Finally, the mathematical expression as well as the method used to calculate the LCoE of each configuration are shown. In order to make a fair study, the testing points, the converter optimization, as well as the LCoE calculation method are the same for every configuration.

### 4.1.1. Efficiency test conditions

The tests are performed keeping the same fixed DC link voltage and modulation index $m_{a}$. The active power is increased from 5 to 40 kW , reaching the limit of the testing facility. The load inductors are changed in every testing point, to ensure the power factor PF is kept between the desired margins. The fundamental frequency $f_{0}$ of the synthesized sinewave is fixed in order to get the necessary impedance with the available load inductors. The switching frequency is varied from 2.5 to 10 kHz , to evaluate its effect in both topologies and technologies. Table XXXIV shows the testing conditions and operation points.

Table XXXIV.
Test operation points for all the studied configurations.

| Parameter | Value | Unit |
| :---: | :---: | :---: |
| DC voltages | 630 | V |
| Modulation index | 0.9 | $/$ |
| Power factor | $0.75-0.85$ | $/$ |
| Fundamental frequency | 250 | Hz |
| Switching frequency | $2.5-10$ | kHz |
| Active power | $5-40$ | kW |

The converters are run in the operation conditions previously described. The obtained line voltage and phase currents are shown in Figure 3.33 and Figure 3. 35 for the SiC modules at full power. Only two phases are measured because it is a balanced load system. The peak current value in this test is 110 A , corresponding to 40 kW .

### 4.1.2. Theoretical converter optimization

The laboratory prototypes designed in Chapter 3 are not optimized but designed with sufficient safety margin in order to be able to perform the desired tests without risk. For example, the cooling system could be adjusted to 40 kW , which is the maximum power level tested in the lab. In addition, the output filters are not considered, but are of great importance if the whole system is studied. This section presents the converter optimization method used to adjust the aforementioned components to each converter. The goal is to obtain a more accurate cost for each configuration, in order to perform a fair LCoE analysis later on.

### 4.1.2.1. Cooling system calculation

The cooling system is calculated separately for the 2L and 3L converters. However, the methodology is the same. Figure 4.1 shows the thermal models used for both converters. The three phases of the 2 L converter are mounted in the same heat sink system, but the 3L converter uses one heat sink per phase in order to optimize the module layout, as explained in Section 3.2.4. Each module is composed of two couples of semiconductors, and each couple is formed by an active switch $T$ and a diode $D$ in antiparallel. $R_{J-C}$ and $R_{C-H S}$ represent the thermal resistance from the junction to the case of each semiconductor and from the case to the heat sink respectively. These parameters are found in the datasheets of the modules.
The power losses considered for the sizing are the maximum registered for each configuration in the tests. It is not possible to distinguish the distribution of the losses between the diode and the transistor within a module, so the worst case scenario is analysed. This corresponds to the case in which all the losses are generated in the path with the highest thermal resistance. The maximum allowable thermal resistance of the cooling system $R_{H S}$ is calculated for each case.


Figure 4. 1.
Cooling system models, (a) for the 2 L converter and (b) for the 3 L converter.
Next, a cost is assigned to each required cooling system. This is done by using as a reference several commercial cooling systems available in the market. Figure 4. 2 shows the cost of the analysed commercial cooling systems depending on their thermal resistance. A potential curve that approximates the trend is obtained (64), and used to assign a cost to the required cooling system for each configuration.

$$
\begin{equation*}
\operatorname{Cost}_{C S}=51.412 \cdot R_{t h}^{-0.534} \tag{64}
\end{equation*}
$$



Figure 4. 2.
Cost of commercial cooling systems depending on their thermal resistance.

### 4.1.2.2. Output filter calculation

A similar method is used to calculate the output filter and its cost. The selected filter topology is the LC line filter, and each phase is calculated individually. First, the inductance and capacitance values in the filter are calculated using expressions (65) and (66) presented in [128] and [129] respectively. $V_{D C}$ is $630 \mathrm{~V}, \Delta I_{\text {out }}$ is defined as $10 \%$ of the $I_{\text {out }}$ and $A t t_{\text {req }}$, which refers to the required attenuation of the filter, is set to 0.01 in order to have enough damping in the switching frequency [130]. $m$ refers to the converter topology level, 2 or 3 in this case.

$$
\begin{align*}
L_{f} & =\frac{V_{D C}}{6(m-1) \cdot \Delta I_{\text {out }} \cdot f_{s w}}  \tag{65}\\
C_{f} & =\frac{1}{\left(2 \pi \cdot f_{s w}\right)^{2} \cdot L_{f} \cdot A t t_{r e q}} \tag{66}
\end{align*}
$$

There is not a clear relation between the inductance and the cost of an inductor. However, the trend is clear if the volume of the inductor is calculated. The volume of an inductor not only depends on the inductance, but also considers several parameters of the application, such as the peak current, the maximum magnetic flux, the loss distribution or geometrical constraints. To calculate the volume of the inductor, the area product $A_{p}$ technique proposed in [131] is used. (67) uses the factor $k_{L}$ to relate the area product and inductor volume. This factor is dependent on the switching frequency, so a polynomial approximation is performed to calculate $k_{L}$ in [132], and shown in (68).

$$
\begin{gather*}
\operatorname{Vol}_{L_{f}}=k_{L} \cdot A_{p^{\frac{3}{4}}}  \tag{67}\\
k_{L}=2.676 \times 10^{-5} \cdot f_{s w}+19.71 \tag{68}
\end{gather*}
$$

The required volume for the three inductors is shown in Figure 4. 3. As it is observed, the required volume is exponentially reduced with increased switching frequency. In addition, using a three level converter will further reduce the volume of the inductor. The peak output current measured in the laboratory is used for the calculations in (67), shown in Figure 3. 33 and Figure 3. 35.


Figure 4. 3.
Required volume of the three inductors, depending on the switching frequency and converter level.
The volume of an inductor is directly related to its cost, as shown in Figure 4. 4. Commercial inductors are plotted depending on their volume and their cost. A linear relation is observed, and expressed in (69).


Figure 4. 4.
Cost of single commercial inductors depending on their volume.

$$
\begin{equation*}
\operatorname{Cost}_{L}=66.268 \cdot \text { Vol }_{L}+216.18 \tag{69}
\end{equation*}
$$

Regarding the capacitors, the cost is directly related to the capacitance for each voltage rating. This is again observed after analysing commercial capacitors and plotting them in Figure 4.5. The selected voltage rating for the converter optimization is the $690 \mathrm{~V}_{\mathrm{AC}}$ product group. The linear relation between the capacitance and the cost for the $690 \mathrm{~V}_{\mathrm{AC}}$ capacitors is (70). The capacitance value should be introduced in $\mu \mathrm{F}$.


Figure 4. 5.
Cost of single commercial capacitors depending on the capacitance.

$$
\begin{equation*}
\operatorname{Cost}_{C}=1.497 \cdot C[\mu F]+18.522 \tag{70}
\end{equation*}
$$

The cost of the whole output filter is calculated by adding the cost of all the components (71). Figure 4.6 shows the total cost of the output filter for different topologies as well as switching frequencies. It is seen that increasing the switching frequency is a good strategy to reduce the cost. In addition, having more voltage levels also leads to a cost reduction.

$$
\begin{equation*}
\operatorname{Cost}_{\text {Filter }}=3 \cdot \operatorname{Cost}_{L}+3 \cdot \operatorname{Cost}_{C} \tag{71}
\end{equation*}
$$



Figure 4. 6.
Cost of the output filter depending on the switching frequency and converter topology.

### 4.1.3. LCoCE calculation method

The final goal is to calculate the LCoE of the tested configurations. The calculation of LCoE previously introduced in (1) in Chapter 2 is complex and requires a lot of data provided by industry, as considers certain Capex and Opex out of reach of this analysis. Due to the complexity of (1), and lack of information in the experimental platform, this expression cannot be used in this case. Instead of that, a simplified version of the LCoE is used, not considering several parameters such as Opex, the civil engineering cost, as well as the cost of the mechanical parts. This new parameter has been named in this work as levelized cost of conversion energy (LCoCE) and considers only the cost of the power electronics conversion system. The new parameter gives information about how much it costs to process a certain energy unit in a specific power electronic configuration. The LCoCE of each configuration is calculated with (72), and considers only the available data of the designed laboratory prototypes.

$$
\begin{equation*}
\text { LCoCE }=\frac{\text { Total cost of the system }}{\text { Weighted AEP }} \tag{72}
\end{equation*}
$$

The Total cost of the system is calculated by adding the cost of all the known components in the configuration (73).

Total cost of the system

$$
\begin{align*}
& =\operatorname{Cost}_{\text {Semiconductors }}+\operatorname{Cost}_{\text {Drivers }}+\operatorname{Cost}_{\text {Busbar }} \\
& + \text { Cost }_{\text {CS }}+\text { Cost }_{\text {DCcaps }}+\operatorname{Cost}_{\text {Control board }}+\text { Cost }_{\text {Sensors }}  \tag{73}\\
& + \text { Cost }_{\text {Circuit breakers }}+\text { Cost }_{\text {Output filter }} \\
& + \text { Cost }_{\text {Connections and envelope }}
\end{align*}
$$

The Weighted $A E P$ is calculated with two wind distributions, as in (49). However, the $A E P$ is calculated considering the losses measured in the laboratory tests for each configuration. First, a Weibull probability distribution with the form factor $k=2$ is used to calculate the annual hours at each wind speed for two different locations, one with an annual average wind speed of $7 \mathrm{~m} / \mathrm{s}$, and the other with an annual average wind speed of $8.5 \mathrm{~m} / \mathrm{s}$, Figure 4. 7.


Figure 4. 7.
Weibull wind speed distributions used for AEP calculations.
Then, the power curves of the 5 MW turbine of the industrial partner are scaled down to 40 kW, in order have the same power rating as the laboratory prototypes. The scaled power curves provide information about the power delivered by the wind turbine at each wind speed, but are not shown in this document due to the confidential status of the information. Knowing the power at each wind speed, the losses measured in the laboratory are subtracted at each power point for every configuration. With the information in Figure 4.7 about the hours in each wind speed, the weighted AEP is calculated for each configuration using (49). Every parameter in (72) is now available to calculate the LCoCE. First, the LCoCE of the baseline configuration is calculated. Next, the LCoCE calculated for the other configurations is compared to it, analyzing the variation in percentage.

### 4.2. 2 level with Si , baseline configuration

This section shows the configuration that is going to be considered as baseline. It consists of the 2 L topology with Si IGBTs. It is the closest configuration to the real baseline, only scaling the power levels. This configuration is used as a reference to compare LCoCE results of the other configurations.

### 4.2.1. Efficiency tests

First, the baseline configuration is tested at 2.5 kHz switching frequency and different output powers, Figure 4. 8(a). Then, the switching frequency is increased at maximum output power, and its effect on the efficiency analyzed in Figure 4. 8(b). It is observed how the poor switching behavior of the Si IGBTs penalize the efficiency of this configuration mostly at low power, where these losses are dominant. In addition, it can be seen that increasing the switching frequency comes with a high efficiency penalty, confirming the poor switching behavior of the Si IGBTs. All the efficiency tests are performed according to the conditions described in Section 4.1.1 and in Table XXXIV.


Figure 4. 8.
Efficiency tests of the baseline ( 2 L Si ) configuration, (a) for different output powers at 2.5 kHz switching frequency and (b) for different switching frequencies at maximum output power.

The baseline configuration is also tested at different output powers and high switching frequency, 10 kHz , Figure 4. 9. The poor switching characteristics of Si IGBTs are once again confirmed as the high frequency configuration does not reach $95 \%$ efficiency in any operation point. This results show the limited options of increasing the switching frequency with Si IGBTs in a 2 L topology.


Figure 4. 9.
Efficiency tests of the baseline configuration for different output powers and switching frequencies.

### 4.2.2. Converter optimization

In this section, the cooling system and the output filter of the baseline are optimized according to the methodologies presented in Section 4.1.2. In addition, increasing the switching frequency is also analyzed. Regarding the cooling system, the thermal model in Figure 4. 1(a) is applied to each configuration for the maximum losses registered in the tests shown in Figure 4. 9. Next, the cost of the cooling system is calculated using (64). The filter is calculated for each configuration depending on the topology level, 2 in this case, and the switching frequency, 2.5 and 10 kHz . Figure 4.6 shows the cost of the output filter in each case. Table XXXV summarizes the obtained results.

## Table XXXV.

Baseline configuration converter optimization summary.

| Configuration | Baseline 2.5 kHz |  | Baseline 10 kHz |  |
| :---: | :---: | :---: | :---: | :---: |
| Parameter | Value | Unit | Value | Unit |
| Maximum $\boldsymbol{P}_{\text {loss }}$ | 1295 | W | 1922 | W |
| Maximum $\boldsymbol{R}_{\text {th }}$ | 0.0509 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 0.0245 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Cooling system cost | 252.22 | $€$ | 372.93 | $€$ |
| Filter cost | 705.33 | $€$ | 332.19 | $€$ |

### 4.2.3. System cost

Table XXXVI shows the cost breakdown of the baseline at 2.5 kHz and 10 kHz switching frequency. The major difference is brought by the cost of the output filter. While increasing the switching frequency increases the cost of the cooling system due to the higher losses, the output filter can be reduced. The total cost of the system is reduced by increasing the switching frequency, because the output filters represent a higher percentage of the total cost than the cooling system.

Table XXXVI.
Baseline configuration cost breakdown at 2.5 kHz and 10 kHz switching frequency.

| Component | Baseline $\mathbf{2 . 5}$ kHz |  |  | Baseline 10 kHz |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Qty | Cost <br> [€] | [\%] | Qty | Cost <br> [€] | [\%] |
| Semiconductors | 3 | 387.12 | 4.65 | 3 | 387.12 | 4.80 |
| Drivers | 3 | 691.74 | 8.32 | 3 | 691.74 | 8.59 |
| Busbar | 1 | 1410 | 16.96 | 1 | 1410 | 17.50 |
| Cooling system | 1 | 252.22 | 3.03 | 1 | 372.93 | 4.63 |
| DC link capacitors | 8 | 947.36 | 11.40 | 8 | 947.36 | 11.76 |
| Control board | 1 | 599.51 | 7.21 | 1 | 599.51 | 7.44 |
| Sensors | 7 | 881.32 | 10.60 | 7 | 881.32 | 10.94 |
| Circuit breakers and security | 3 | 1405.18 | 16.91 | 3 | 1405.18 | 17.44 |
| Output filter | 1 | 705.33 | 8.48 | 1 | 332.19 | 4.12 |
| Cables, connectors and mechanical envelope | 1 | 1029.48 | 12.38 | 1 | 1029.48 | 12.78 |
| Total | 8309.26 |  | 100 | 8056.83 |  | 100 |
| Difference [ $¢$ ] |  |  |  | -252.43 |  |  |

### 4.2.4. LCoCE

The LCoCE of the baseline configuration is calculated using the methodology presented in Section 4.1.3. Table XXXVII summarizes the results. The reduction of the LCoCE by the increment of the switching frequency is negligible, as the difference is below the $0.0015 \%$.

Table XXXVII.
LCoCE of the baseline configuration.

| Configuration | Baseline $\mathbf{2 . 5} \mathbf{~ k H z}$ |  | Baseline $\mathbf{1 0} \mathbf{k H z}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Value | Unit | Value | Unit |
| Weighted AEP | 115.57 | MWh | 112.06 | MWh |
| Total cost | 8309.26 | $€$ | 8056.83 | $€$ |
| LCoCE | 71.898 | $€ / M W h$ | 71.897 | $€ / M W h$ |
| Difference |  |  | -0.0013 | $\%$ |

### 4.3. 2 level with SiC

This section analyzes the 2 L topology with SiC MOSFETs. The procedure is the same as for the baseline. First, the efficiency tests performed in the lab are shown. Next, the converter optimization is performed, and the system cost calculated. Finally, the LCoCE is analyzed.

### 4.3.1. Efficiency tests

First, the 2 L configuration with SiC is analyzed for different output powers at 2.5 kHz switching frequency in Figure 4. 10(a). Next, the switching frequency is increased up to 10 kHz at maximum output power in Figure 4. 10(b). The results show an efficiency higher than $99 \%$ for the maximum power points. In addition, Figure 4. 10(b) shows the excellent switching performance of SiC , being able to operate at 10 kHz at over $98.8 \%$ efficiency at maximum power. All the efficiency tests are performed according to the conditions described in Section 4.1.1 and in Table XXXIV.


Figure 4. 10.
Efficiency tests of the 2 L with SiC configuration, (a) for different output powers at 2.5 kHz switching frequency and (b) for different switching frequencies at maximum output power.

The 2 L configuration with SiC is also tested at 10 kHz switching frequency for all the output powers, Figure 4. 11. The good switching performance of SiC allows to operate at 10 kHz with efficiencies over the $98 \%$ in most of the operation points.


Figure 4. 11
Efficiency tests of the 2L configuration with SiC for different output powers and switching frequencies.

### 4.3.2. Converter optimization

In this section, the cooling system and the output filter of the 2 L configuration with SiC are optimized according to the methodologies presented in Section 4.1.2. In addition, increasing the switching frequency is also analyzed. Regarding the cooling system, the thermal model in Figure 4. $1(\mathrm{a})$ is applied to each configuration for the maximum losses registered in the tests shown in Figure 4. 11. Next, the cost of the cooling system is calculated using (64). The filter is calculated for each configuration depending on the topology level, 2 in this case, and the switching frequency, 2.5 and 10 kHz . Figure 4.6 shows the cost of the output filter in each case. Table XXXVIII summarizes the obtained results.

## Table XXXVIII.

2L configuration with SiC converter optimization summary.

| Configuration | 2L with SiC 2.5 kHz |  | 2L with SiC 10 kHz |  |
| :---: | :---: | :---: | :---: | :---: |
| Parameter | Value | Unit | Value | Unit |
| Maximum $P_{\text {loss }}$ | 320 | W | 483 | W |
| Maximum $\boldsymbol{R}_{\text {th }}$ | 0.293 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 0.18 | $\bigcirc \mathrm{O} / \mathrm{W}$ |
| Cooling system cost | 99 | $€$ | 127.55 | $€$ |
| Filter cost | 705.33 | $€$ | 332.19 | $€$ |

### 4.3.3. System cost

Table XXXIX shows the cost breakdown of the 2 L configuration with SiC at 2.5 kHz and 10 kHz switching frequency. The major difference is brought by the cost of the output filter. While increasing the switching frequency increases the cost of the cooling system due to the higher losses, the output filter can be reduced. The total cost of the system is reduced by increasing the switching frequency, because the output filters represent a higher percentage of the total cost than the cooling system. The SiC semiconductors represent the highest cost in these configurations.

Table XXXIX.
2L configurations with SiC cost breakdown, at 2.5 kHz and 10 kHz switching frequencies.

| Component | 2L with SiC 2.5 kHz |  |  | 2L with SiC 10 kHz |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Qty | $\begin{gathered} \text { Cost } \\ {[€]} \end{gathered}$ | [\%] | Qty | $\begin{gathered} \text { Cost } \\ {[€]} \end{gathered}$ | [\%] |
| Semiconductors | 3 | 1800 | 18.81 | 3 | 1800 | 19.51 |
| Drivers | 3 | 691.74 | 7.23 | 3 | 691.74 | 7.50 |
| Busbar | 1 | 1410 | 14.74 | 1 | 1410 | 15.29 |
| Cooling system | 1 | 99 | 1.03 | 1 | 127.55 | 1.38 |
| DC link capacitors | 8 | 947.36 | 9.90 | 8 | 947.36 | 10.27 |
| Control board | 1 | 599.51 | 6.27 | 1 | 599.51 | 6.50 |
| Sensors | 7 | 881.32 | 9.21 | 7 | 881.32 | 9.55 |
| Circuit breakers and security | 3 | 1405.18 | 14.68 | 3 | 1405.18 | 15.23 |
| Output filter | 1 | 705.33 | 7.37 | 1 | 332.19 | 3.60 |
| Cables, connectors and mechanical envelope | 1 | 1029.48 | 10.76 | 1 | 1029.48 | 11.16 |
| Total | 9568.92 |  | 100 | 9224.33 |  | 100 |
| Difference [ $¢$ ] |  |  |  | -344.59 |  |  |

### 4.3.4. LCoCE

The LCoCE of the 2 L configuration with SiC is calculated using the methodology presented in Section 4.1.3. Table XL summarizes the results. The 2 L configuration with SiC takes advantage of the good switching characteristics of SiC , not reducing the AEP significantly with increased switching frequency when compared to the same configuration at 2.5 kHz . With the cost reduction shown in Table XXXIX, it is concluded that increasing the switching frequency is positive in the case of the 2 L configuration with SiC , in terms of the LCoCE.

Table XL.
LCoCE of the 2 L configuration with SiC .

| Configuration | 2L with SiC $\mathbf{2 . 5} \mathbf{~ k H z}$ |  | 2L with SiC $\mathbf{1 0} \mathbf{~ k H z}$ |  |
| :---: | :---: | :---: | :---: | :---: |
| Parameter | Value | Unit | Value | Unit |
| Weighted AEP | 119.90 | MWh | 119.36 | MWh |
| Total cost | 9568.92 | $€$ | 9224.33 | $€$ |
| LCoCE | 79.807 | $€ /$ MWh | 77.281 | $€ / \mathrm{MWh}$ |
| Difference |  |  | $-3.165 \%$ | $\%$ |

### 4.4. 3 level with Si

This section analyzes the 3 L topology with Si IGBTs. The procedure is the same as for the baseline. First, the efficiency tests performed in the lab are shown. Next, the converter optimization is performed, and the system cost calculated. Finally, the LCoCE is analyzed.

### 4.4.1. Efficiency tests

First, the 3L configuration with Si is analyzed for different output powers at 2.5 kHz switching frequency in Figure 4. 12(a). Next, the switching frequency is increased up to 10 kHz at maximum output power in Figure 4. 12 (b). The results show an improvement on the switching behavior with respect to the 2 L configuration with Si . The 3L configuration with Si can work at 10 kHz switching frequency and achieve an efficiency over $95.5 \%$ at maximum power. All the efficiency tests are performed according to the conditions described in Section 4.1.1 and in Table XXXIV.


Figure 4.12.
Efficiency tests of the 3L with Si configuration, (a) for different output powers at 2.5 kHz switching frequency and (b) for different switching frequencies at maximum output power.

The 3L configuration with Si is also tested at 10 kHz switching frequency for all the output powers, Figure 4. 13. The better switching performance of the 3L topology achieves nearly 96 \% efficiency even at high switching frequency.


Figure 4.13
Efficiency tests of the 3L configuration with Si for different output powers and switching frequencies.

### 4.4.2. Converter optimization

In this section, the cooling system and the output filter of the 3L configuration with Si are optimized according to the methodologies presented in Section 4.1.2. In addition, increasing the switching frequency is also analyzed. Regarding the cooling system, the thermal model in Figure 4. 1 (b) is applied to each configuration for the maximum losses registered in the tests shown in Figure 4. 13. Next, the cost of the cooling system is calculated using (64). In the case of the 3L configurations, the cooling system is calculated per phase. The filter is calculated for each configuration depending on the topology level, 3 in this case, and the switching frequency, 2.5 kHz and 10 kHz . Figure 4.6 shows the cost of the output filter in each case. Table XLI. summarizes the obtained results.

## Table XLI.

3L configuration with Si converter optimization summary.

| Configuration | 3L with Si 2.5 kHz |  | 3L with Si 10 kHz |  |
| :---: | :---: | :---: | :---: | :---: |
| Parameter | Value | Unit | Value | Unit |
| Maximum $\mathrm{P}_{\text {loss }}$ | 1317 | W | 1765 | W |
| Maximum $R_{\text {th }}$ per phase | 0.1975 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 0.1368 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Cooling system cost (per phase) | 122.24 | $€$ | 148.72 | $€$ |
| Filter cost | 447.83 | $€$ | 278.85 | $€$ |

### 4.4.3. System cost

Table XLII shows the cost breakdown of the 3 L configuration with Si at 2.5 kHz and 10 kHz switching frequency. The major difference is brought by the cost of the output filter. While increasing the switching frequency increases the cost of the cooling system due to the higher losses, the output filter can be reduced. The total cost of the system is slightly reduced by increasing the switching frequency, because the output filter represents a higher percentage of the total cost than the cooling system. The busbar becomes the highest cost of this configuration due to its complexity and the three separated pieces. The drivers also represent a big part of the cost due to the high number of the components.

Table XLII.
3L configurations with Si cost breakdown, at 2.5 kHz and 10 kHz switching frequencies.

| Component | 3L with Si 2.5 kHz |  |  | 3L with Si 10 kHz |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Qty | Cost <br> [€] | [\%] | Qty | Cost <br> [€] | [\%] |
| Semiconductors | 9 | 753.12 | 6.96 | 9 | 753.12 | 7.01 |
| Drivers | 9 | 1626.39 | 15.02 | 9 | 1626.39 | 15.15 |
| Busbar | 3 | 2541 | 23.47 | 3 | 2541 | 23.67 |
| Cooling system | 3 | 366.72 | 3.39 | 3 | 446.16 | 4.16 |
| DC link capacitors | 12 | 813.12 | 7.51 | 12 | 813.12 | 7.57 |
| Control board | 1 | 599.51 | 5.54 | 1 | 599.51 | 5.58 |
| Sensors | 8 | 1243.8 | 11.49 | 8 | 1243.8 | 11.58 |
| Circuit breakers and security | 3 | 1405.18 | 12.98 | 3 | 1405.18 | 13.09 |
| Output filter | 1 | 447.83 | 4.14 | 1 | 278.85 | 2.60 |
| Cables, connectors and mechanical envelope | 1 | 1029.48 | 9.51 | 1 | 1029.48 | 9.59 |
| Total | 10826.15 |  | 100 | 10736.61 |  | 100 |
| Difference [ $¢$ ] |  |  |  | -89.54 |  |  |

### 4.4.4. LCoCE

The LCoCE of the 3L configuration with Si is calculated using the methodology presented in Section 4.1.3. Table XLIII summarizes the results. In the case of the 3L configuration, the cost reduction by increasing the switching frequency does not justify the AEP loss due to the reduced efficiency. The LCoCE is penalized when the switching frequency is increased.

Table XLIII.
LCoCE of the 3 L configuration with Si .

| Configuration | 3L with Si 2.5 kHz |  | 3L with Si 10 kHz |  |
| :---: | :---: | :---: | :---: | :---: |
| Parameter | Value | Unit | Value | Unit |
| Weighted AEP | 115.77 | MWh | 113.23 | MWh |
| Total cost | 10826.15 | $€$ | 10736.61 | $€$ |
| LCoCE | 93.514 | €/MWh | 94.821 | €/MWh |
| Difference |  |  | +1.397 | \% |

### 4.5. 3 level with SiC

This section analyzes the 3L topology with SiC MOSFETs. The procedure is the same as for the baseline. First, the efficiency tests performed in the lab are shown. Next, the converter optimization is performed, and the system cost calculated. Finally, the LCoCE is analyzed.

### 4.5.1. Efficiency tests

First, the 3L configuration with SiC is analyzed for different output powers at 2.5 kHz switching frequency in Figure 4. 14(a). Next, the switching frequency is increased up to 10 kHz at maximum output power in Figure 4. 14(b). The results show a high efficiency at low power, up to 98.5 \% with 5 kW load. The maximum efficiency is greater than $99.1 \%$, but decreases below $99 \%$ with increased power. This is because the 3L topology has more semiconductors than the 2 L in the current path, so the conduction losses penalize this configuration. All the efficiency tests are performed according to the conditions described in Section 4.1.1 and in Table XXXIV.


Figure 4. 14.
Efficiency tests of the 3L with SiC configuration, (a) for different output powers at 2.5 kHz switching frequency and (b) for different switching frequencies at maximum output power.

The 3L configuration with SiC is also tested at 10 kHz switching frequency for all the output powers, as shown in Figure 4. 15. The configuration shows a nearly constant efficiency around $98 \%$ at 10 kHz switching frequency for all the operation points, showing better performance compared to the Si based converters.


Figure 4.15
Efficiency tests of the 3L configuration with SiC for different output powers and switching frequencies.

### 4.5.2. Converter optimization

In this section, the cooling system and the output filter of the 3L configuration with SiC are optimized according to the methodologies presented in Section 4.1.2. In addition, increasing the switching frequency is also analyzed. Regarding the cooling system, the thermal model in Figure 4. 1(b) is applied to each configuration for the maximum losses registered in the tests shown in Figure 4. 15. Next, the cost of the cooling system is calculated using (64). In the case of the 3L configurations, the cooling system is calculated per phase. The filter is calculated for each configuration depending on the topology level, 3 in this case, and the switching frequency, 2.5 kHz and 10 kHz . Figure 4.6 shows the cost of the output filter in each case. Table XLIV summarizes the obtained results.

Table XLIV.
3L configuration with SiC converter optimization summary.

| Configuration | 3L with SiC 2.5 kHz |  | 3L with SiC 10 kHz |  |
| :---: | :---: | :---: | :---: | :---: |
| Parameter | Value | Unit | Value | Unit |
| Maximum $P_{\text {loss }}$ | 442 | W | 838 | W |
| Maximum $\boldsymbol{R}_{\text {th }}$ per phase | 0.9527 | 으/W | 0.6205 | 으/W |
| Cooling system cost (per phase) | 52.75 | $€$ | 66.33 | $€$ |
| Filter cost | 447.83 | $€$ | 278.85 | $€$ |

### 4.5.3. System cost

Table XLV shows the cost breakdown of the 3L configuration with SiC at 2.5 kHz and 10 kHz switching frequency. The major difference is brought by the cost of the output filter. While increasing the switching frequency increases the cost of the cooling system due to the higher losses, the output filter can be reduced. The total cost of the system is slightly reduced by increasing the switching frequency, because the output filters represent a higher percentage of the total cost than the cooling system. Once again with SiC , the semiconductors are the highest cost of the configuration. In addition, the busbar is also a high cost due to its complexity and the three separated pieces. The drivers also represent a large portion of the cost due to the high number of the components.

## Table XLV

3L configurations with SiC cost breakdown, at 2.5 kHz and 10 kHz switching frequencies.

| Component | 3L with SiC 2.5 kHz |  |  | 3L with SiC 10 kHz |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Qty | $\begin{gathered} \text { Cost } \\ {[€]} \end{gathered}$ | [\%] | Qty | $\begin{gathered} \text { Cost } \\ {[€]} \end{gathered}$ | [\%] |
| Semiconductors | 9 | 2629.08 | 21.04 | 9 | 2629.08 | 21.26 |
| Drivers | 9 | 1626.39 | 13.02 | 9 | 1626.39 | 13.15 |
| Busbar | 3 | 2541 | 20.34 | 3 | 2541 | 20.55 |
| Cooling system | 3 | 158.27 | 1.27 | 3 | 199 | 1.61 |
| DC link capacitors | 12 | 813.12 | 6.51 | 12 | 813.12 | 6.58 |
| Control board | 1 | 599.51 | 4.80 | 1 | 599.51 | 4.85 |
| Sensors | 8 | 1243.8 | 9.96 | 8 | 1243.8 | 10.06 |
| Circuit breakers and security | 3 | 1405.18 | 11.25 | 3 | 1405.18 | 11.36 |
| Output filter | 1 | 447.83 | 3.58 | 1 | 278.85 | 2.26 |
| Cables, connectors and mechanical envelope | 1 | 1029.48 | 8.24 | / | 1029.48 | 8.33 |
| Total | 12493.66 |  | 100 | 12365.41 |  | 100 |
| Difference [ $¢$ ] |  |  |  | -128.25 |  |  |

### 4.5.4. LCoCE

The LCoCE of the 3L configuration with SiC is calculated next, using the methodology presented in Section 4.1.3. Table XLVI summarizes the results. Once again, the benefits of increasing the switching frequency in the 3L configuration are not clear, being the improvement is less than $-0.009 \%$. The small cost reduction by increasing the switching frequency does not justify the AEP loss brought by the worse efficiency.

Table XLVI.
LCoCE of the 3L configuration with SiC.

| Configuration | 3L with SiC $\mathbf{2 . 5} \mathbf{~ k H z}$ |  | 3L with SiC $\mathbf{1 0} \mathbf{~ k H z}$ |  |
| :---: | :---: | :---: | :---: | :---: |
| Parameter | Value | Unit | Value | Unit |
| Weighted AEP | 119.87 | MWh | 118.65 | MWh |
| Total cost | 12493.66 | $€$ | 12365.41 | $€$ |
| LCoCE | 104.226 | $€ / \mathrm{MWh}$ | 104.217 | $€ / \mathrm{MWh}$ |
| Difference |  |  | -0.0086 | $\%$ |

### 4.6. Configuration comparison

This section compares the analyzed configurations in terms of efficiency and system cost. The most important parameter, the LCoCE, that includes the previous two, is also analyzed.

### 4.6.1. Efficiency

The configurations using SiC semiconductors show better efficiency than their Si counterparts. In addition, the excellent switching characteristics of SiC , allows to increase the switching frequency without penalizing the efficiency as much.
One of the goals of the 3L configurations is to reduce the switching losses. However, the good switching performance of SiC makes the 2 L configuration compete with the 3 L in efficiency, so the benefits of selecting a 3L configuration due to efficiency are not clear when using SiC modules.

### 4.6.2. System cost

The most cost-efficient configuration is the baseline. Regarding the system cost, all the configurations reduce the cost by increasing the switching frequency. This is because the filters are big contributors to the total cost of the system, and can be reduced with increased switching frequency. However, the reduction in the filters is not as significant for 3L configurations as it is for the 2 L ones, so the cost reduction with increased switching frequency is lower for 3L than for 2L. In addition, the increased component count such as drivers and semiconductors also penalize the 3L configurations.
The configurations with SiC are penalized due to the high cost of the semiconductors. The cost difference over equivalent Si devices is about 3.5 times in 1.2 kV voltage rating semiconductors, used in the 3L configurations. On the other hand, the cost difference is
nearly 4.7 in higher voltage semiconductors used for 2 L configurations, penalizing SiC severely. Although the cost difference in the SiC modules is higher for the 2 L configuration, its total cost is lower than the 3L configuration due to the reduced component count.

### 4.6.3. LCoCE

The cost of the system is the main parameter affecting the LCoCE calculation. This is why the baseline gets the best LCoCE. The only real contender is the 2 L configuration with SiC . However, it still has $11 \%$ worse LCoCE than the baseline. If the switching frequency is increased, the difference is reduced to $7.48 \%$, making it an interesting contender. Finally, every 3 L configuration is very far in terms of LCoCE due to their high cost.
The baselines'LCoCE cannot be improved with todays' SiC semiconductor costs.

### 4.6.4. Future scenario

The results in this chapter show the LCoCE of the baseline cannot be improved with the current cost of the semiconductors. In order to extend the analysis to a future scenario, the forthcoming cost reduction of the SiC semiconductors is considered, as done in Section 2.5.3.

Figure 4. 16 shows the LCoCE difference between the studied configurations, depending on the cost of the SiC . 2 L configurations with SiC can improve the LCoCE of the baseline if the cost is reduced by half. However, and due to its lower total cost, the 2 L configuration with increased switching frequency already improves the LCoCE of the baseline at the 65 $\%$ of the current SiC cost.
Regarding the 3L configurations, it is not possible to improve the LCoCE of the baseline in any case due to the high total cost. In addition, increasing the switching frequency only provides a marginal advantage.


Figure 4. 16.
The evolution of the LCoCE difference depending on the cost of the SiC .

### 4.6.5. Conclusion

A new parameter named LCoCE is proposed as a methodology to compare the different configurations. This is done as a simplified calculation of the LCoE, to avoid the use of unreachable economical and industrial parameters.
The LCoCE of the laboratory prototypes are compared. The baseline obtains the best LCoCE, as a result of its low cost. Although the high cost of the devices penalize the configurations using SiC , the 2 L configuration with SiC is the closest to the baseline. The LCoCE of this configuration can be further improved if the advantages of the increased switching frequency are considered.
Next, a future projection is done reducing the cost of SiC semiconductors. The LCoCE of the baseline is matched with the $65 \%$ of the current cost of the SiC semiconductors with the 2 L configuration and an increased switching frequency. The cost should be reduced over $50 \%$ if the switching frequency is not increased in order to match the LCoCE of the baseline.
The 3L configurations are far from the LCoCE of the baseline. In addition, the LCoCE of the baseline cannot be improved with these configurations even if the cost of the SiC is reduced to the maximum. This occurs due to the high total cost of the 3 L that are penalized by their high component count.

### 4.7. Verification of the LCoE calculation tool results

This section compares the results obtained by the LCoE calculation tool with the results obtained by the laboratory prototypes. First, the comparison methodology is explained. Next, the results of the comparison are shown and analyzed.

### 4.7.1. Methodology

The LCoE calculation tool analyzes several different configurations, with multiple variables. The power of the application, the configuration of the wind turbine and the grid voltage are some examples of parameters which the LCoE calculation tool considers but the laboratory prototype cannot vary.
In addition, the LCoE calculation tool considers several unknown parameters in the laboratory prototype, such as the opex or even civil engineering works. The cost of the mechanical parts like the blades or the tower are also nonexistent in the laboratory prototypes. There is a need to design a methodology to compare both the LCoE calculation tool results and the LCoCE results of the laboratory prototypes. The selected method is to analyze the results comparing them to their own baseline. Then, the variations and trends with respect their own baseline are studied.
The first step to perform a fair analysis between the different systems is to match all the parameters that the laboratory prototype does not consider to the ones of the baseline. The forced parameters are shown in Table XLVII., together with the ones that are considered for the analysis.

Table XLVII.
The forced and considered parameters in the LCoE calculation tool.

| Parameter | Value | Status |
| :---: | :---: | :---: |
| WT configuration | DFIG | Forced |
| Power of the system | 5 MW | Forced |
| Grid voltage | 690 VAC | Forced |
| Topology | 2 L and 3 L | Considered |
| Technology | Si and SiC | Considered |
| Switching frequency | 2.5 and 10 kHz | Considered |

Next, the LCoCE of the configurations obtained in the LCoE calculation tool is calculated using (72). The LCoE calculation tool already calculates the Weighted AEP correctly, as shown in Section 2.3.4. But the Total cost of the system needs to be readdressed. This parameter is recalculated for the configurations in the LCoE calculation tool, considering only the components in (73).
Having the LCoCE of the configurations in the LCoE calculation tool, the variation with respect to their own baseline is calculated. The results are shown in variation percentage with respect to the baseline (74). The same calculation is performed for the configurations obtained in the laboratory.

$$
\begin{equation*}
\Delta L C o C E[\%]=100 \cdot \frac{L C o C E_{\text {Configuration }}-L C o C E_{\text {Baseline }}}{L C o C E_{\text {Baseline }}} \tag{74}
\end{equation*}
$$

### 4.7.2. Configurations by the LCoE calculation tool

Figure 4. 17 shows the evolution of the variation of the LCoCE of the configurations calculated by the LCoE calculation tool depending on the cost of the SiC semiconductors. It is observed that increasing the switching frequency (dashed lines) benefits the LCoCE of every configuration. This benefit is more significant in the 2 L configuration with SiC .
However, the configurations with SiC semiconductors do not improve the baseline with the current cost. If the cost of the SiC is reduced $60 \%$, the 2 L with SiC and increased switching frequency improves the LCoCE of the baseline. This occurs at $50 \%$ of the cost if the switching frequency is not increased.
Regarding the 3L configurations with SiC , they have worse LCoCE than the 2 L unless the cost is reduced below $30 \%$. In addition, the cost of the SiC should go below $40 \%$ in order to improve the LCoCE of the baseline. Contrarily, the 3L configuration with Si is favorable. It improves the LCoCE of the baseline over $5 \%$.


Figure 4. 17.
LCoCE difference respect to the baseline of the configurations from the LCoE calculation tool, for different costs of the SiC semiconductors.

### 4.7.3. Laboratory prototypes

Figure 4. 18 shows the evolution of the variation of the LCoCE of the laboratory prototypes depending on the cost of the SiC semiconductors. It shows that increasing the switching frequency benefits the LCoCE of the configurations with SiC semiconductors. However, the benefit is not equal for 2 L and 3 L configurations. While the LCoCE improvement with increased switching frequency is significant in the 2 L configurations, it is negligible in the 3L.
The configurations with SiC semiconductors do not improve the LCoCE of the baseline with the current cost. The 2 L configuration with SiC and increased switching frequency improves the LCoCE of the baseline if the cost of the SiC is reduced to be $70 \%$. The cost should go down until the $45 \%$ in the case of the 2 L configuration with low switching frequency.
The 3L configurations with SiC have worse LCoCE than the 2 L . In addition, the 3L configuration with SiC will never improve the LCoCE of the baseline, even if the cost of the SiC is reduced to the maximum. Finally, the 3L configuration with Si does not improve the LCoCE of the baseline in the case of the laboratory prototypes, increasing it $30 \%$.


Figure 4. 18.
LCoCE difference respect to the baseline of the laboratory prototypes, for different costs of the SiC semiconductors.

### 4.7.4. Analysis

This section analyzes the LCoCE results obtained for both cases in the previous section. The first is that in both cases increasing switching frequency improves the LCoCE of the configurations with SiC . Moreover, in both cases the benefit of increased switching frequency is more relevant in the 2 L configuration.
Another identical aspect is that in both cases (LCoE tool and laboratory prototypes) the configurations with SiC do not improve the LCoCE with the current cost. However, in both cases the 2 L configuration with SiC improves the LCoCE of the baseline with a reduction of the cost of the SiC . In the case of the configurations by the LCoE calculation tool, the breakeven point is at $60 \%$ of the current cost, while in the laboratory prototype, this point occurs at $70 \%$ of the cost. Although the exact numbers do not match, similar trends are observed for the 2 L configurations with SiC in the LCoE calculation tool and the laboratory prototype. When focusing on the 3L configurations, the trends between the configurations with SiC and with Si are similar in both cases. The configuration with Si has better LCoCE with the current cost, but it is improved by the configuration with SiC when the cost of SiC is reduced. This improvement occurs at $35 \%$ of the current cost in the configurations by the LCoE calculation tool, while in the case of the laboratory prototypes this occurs at $50 \%$ of the cost.
However, the main difference is observed with respect to the baseline. In the configurations by the LCoE calculation tool, the 3L with Si has better LCoCE than the baseline, but it is far from improving it in the laboratory prototypes. In addition, in the case of the configurations by the LCoE calculation tool, the 3L with SiC improves the baseline with a cost reduction, while this does not occur in the laboratory prototype, even with the maximum cost reduction. Even if some trends match, such as in the 2 L configuration with SiC , it is not possible to expect similar results in the LCoE calculation tool and the laboratory prototype. While the cost data in the calculation tool is given by the industrial partner, taken from their well established industrialized product, the cost of the laboratory prototype is the one provided by the commercial suppliers. In addition, the laboratory prototypes are not optimized in cost, because the main objective was to design a functional and versatile test bench, see Section 3.1.

For these reasons, the divergences in the LCoCE results between the LCoE calculation tool
configurations and the laboratory prototypes are considered coherent. Finally, the main four conclusions are verified, because both the LCoE calculation tool configurations and the laboratory prototype fulfill them:

1. The configurations with SiC cannot improve the LCoE of the baseline with the actual cost of the SiC semiconductors.
2. The most promising configuration using SiC semiconductors is the 2 L , due to the high cost of the 3 L because of the high component number.
3. The 2 L configuration with SiC can improve the LCoE of the baseline if the cost of the SiC semiconductors is reduced in the future.
4. Increasing the switching frequency improves the LCoE of the configurations with SiC , and is very interesting in the 2 L configuration.

CHAPTER 5
Challenges of silicon carbide in high power applications

## 5. Challenges of silicon carbide in high power applications

This chapter presents the major challenges silicon carbide $(\mathrm{SiC})$ technology faces in high power applications. The objective is to identify the destructive phenomenon, as well as other notable differences with silicon ( Si ). By modelling these issues, prevention techniques are presented. Experimental verification of the modelling, the prevention techniques and comparison with Si are also presented.
The first destructive phenomenon is the false turn on. This is suffered by the device turning off in a half bridge, while the other is turning on. If the false turn on is severe, and lasts long enough, the resulting short circuit current is damaging.
Another challenge is to control the overshoot on the turn off while keeping switching speed high. This is an overvoltage occurring in the device due to the high current changing rates as well as the inductance in the switching loop. If the overvoltage exceeds the maximum blocking voltage of the device, this is severely damaged.
Protections such as the overcurrent protection sensing should also be designed specifically for SiC . Due to the high dynamics of the SiC modules, the sensing circuits might suffer disturbances, never considered with slow Si devices.
Finally, measurement techniques and equipment is also studied for SiC. General measurement issues are presented, together with techniques to correctly perform them. In addition, recommendations to select the correct equipment for each system are given.

### 5.1. False turn on

### 5.1.1. Phenomenon

The false turn on is a potentially destructive phenomenon occurring in power devices switching at high speed in half bridge structures. The off device turns on unintentionally on the turn on of the opposite device. It can occur during a short period, but it can also extend during a considerable time. Figure 5.1 shows the circuit which models the turn on issue during the following section.


Figure 5. 1.
Circuit schematic used to explain the false turn on phenomenon, with the considered parasitics and parameters.
The consequence of a false turn on is the short circuit of the DC voltage. This happens because both the high and low switches are on during a period of time. The current through both devices increases, and can lead to high degradation or even the failure of the device.

### 5.1.2. Analytical modelling

In this section, a simplistic model of the false turn on is presented, in order to identify the main critical parameters affecting the phenomenon. The objective is to understand the phenomenon better, analysing the circuit in Figure 5. 1.First, the condition to turn on a device is presented (75). If the gate to source voltage $V_{g s}$ surpasses the threshold voltage $V_{t h}$ of a device, this will start to turn on. In this moment, the device will start conducting current through the drain.

$$
\begin{equation*}
V_{g s} \geq V_{t h} \tag{75}
\end{equation*}
$$

The $V_{g s}$ is the instantaneous voltage between the gate and source terminal. Its dynamic depends on the charge of the equivalent gate to source capacitor $C_{g s}(76)$, thus, on the current flowing through it $i_{\text {Cgs }}$ (77), which is calculated applying Kirchhoff current law in point $G$ of Figure 5. 1. Therefore, according to Figure 5. 1, $V_{g s}$ does not only depend on the current $i_{R g}$ through the external driving circuit, but also on the current $i_{C d g}$ flowing through the $C_{g d}$ parasitic capacitor.

$$
\begin{gather*}
V_{g s}=V_{C g s}=\frac{1}{C_{g s}} \int_{0}^{t} i_{C g s} d t  \tag{76}\\
i_{C g s}=i_{C d g}-i_{R g} \tag{77}
\end{gather*}
$$

At the same time, $i_{c d g}$ can be expressed as the current through the reverse transfer capacitance $C_{r s s}$, better shown in Figure 5. 1 as $C_{d g}$ (78).

$$
\begin{equation*}
i_{C g d}=C_{g d} \frac{d V_{d g}}{d t} \tag{78}
\end{equation*}
$$

In addition, $V_{g s}$ is also a function of the turn off voltage $V_{\text {off }}$ applied by the driver, and the voltage drop in the gate resistance $R_{g}$ (79), by applying Kirchhoff voltage law in point $G$ in Figure 5. 1.

$$
\begin{equation*}
V_{g s}=V_{C g s}=i_{R g} R_{g}-V_{o f f} \tag{79}
\end{equation*}
$$

### 5.1.3. Critical variable identification

Using the simple analytical model presented in the previous section, this section identifies the critical variables affecting the false turn on. The variables are listed and classified depending on their nature. Variables that are dependent on the device or the application are considered passive, as the designer cannot change them. The ones that are design selections are considered active, as the designer can act on them, to prevent the false turn on. Table XLVIII shows the variable identification and its classification.

## Table XLVIII.

Critical variables affecting the false turn on and its classification.

| Variable | Classification |
| :---: | :---: |
| $C_{g s}$ | Passive |
| $C_{d g}$ | Passive |
| $\frac{d V_{d g}}{d t}$ | Active |
| $R_{g}$ | Active |
| $V_{\text {off }}$ | Active |

The passive variables are dependent on the modules that are being used, and will be discussed in the next section. The actives, on the other hand, can be controlled by the designer. Their effect on the false turn on phenomenon is presented next.
Having high $d V_{d g} / d t$ increases $i_{C g d}$, as shown in (78). As part of this current will charge $C_{g s}$ as explained in (76) and (77), having high $d V_{d g} / d t$ is directly related to the risk of suffering the false turn on phenomenon.
The effect of $R_{g}$ should be analyzed carefully. Increasing $R_{g}$ increases the risk of suffering a false turn on for the same $i_{R g}$ (79). However, having a high gate resistance will slow down the device, reducing the $d V_{d g} / d t$ that causes the undesired $i_{c d g}$.
Finally, having a negative turn off voltage $V_{\text {off }}$ reduces the risk of turning on the device accidentally (79).

### 5.1.4. Comparison with silicon

This section compares the false turn on phenomenon between the SiC MOSFETs and the Si IGBTs. Table XLIX compares equivalent 1.2 kV SiC MOSFETs and Si IGBTs, with their expected switching times by the manufacturers.

## Table XLIX.

Rise and fall time comparison between equivalent $1.2 \mathrm{kV} \mathrm{SiC} \mathrm{MOSFETs} \mathrm{and} \mathrm{Si} \mathrm{IGBTs}$,at maximum current and 600 VDc.

| Variable | SiC MOSFET | Si IGBT | Unit |
| :---: | :---: | :---: | :---: |
| Reference | FF6MR12KM1 | FF200R12KT4 |  |
| $t_{\text {rise }}$ | 32.0 | 45.0 | ns |
| $t_{\text {fall }}$ | 45.2 | 160 | ns |

The expected switching times are considerably faster for the SiC . This leads to a higher $d V_{d g} / d t$ because the same voltage is switched in less time. This increases the risk of suffering a false turn on, as explained in the previous section.
The faster switching times of the SiC makes more likely to suffer a false turn on with this technology than with Si . The rare false turn on phenomenon in high power Si modules should carefully be considered when introducing SiC MOSFET high power modules.

### 5.1.5. Prevention techniques

There are two main design decisions that can be made in order to prevent a false turn on. The first is to slow down the device in order to reduce the $d V_{d g} / d t$. This is done by increasing the gate resistance $R_{g}$. However, if the device is not slowed down sufficiently, and $i_{R g}$ is not reduced, increasing $R_{g}$ can have a negative impact, as explained in Section 5.1.3, and shown in (79). Another negative effect of slowing down the device is the increment of the switching losses.
The other decision that can be made is to supply a negative voltage in the driver during the turn off of the device (79). This will increase the security margin in the gate voltage before the threshold voltage is met, and makes the false turn on more unlikely to happen even if a voltage spike appears in the gate.
This last decision increases the cost and complexity of the driver, and the maximum negative gate voltages of the device should be checked for security. However, it is a good technique to reduce the risk of suffering false turn on phenomenon in SiC high power modules, and most of the driver manufacturers are already considering it in their products. This technique is also recommended in the reference designs of most of the SiC device manufacturers.

### 5.2. Overshoot

### 5.2.1. Phenomenon

The overshoot is an overvoltage occurring on the turning off device. It is caused by the fast current changing rate and the inductance in the switching loop. Due to the high $d i / d t$, the parasitic inductance of the loop experiences a voltage, which is added to the DC voltage of the system. If the overvoltage is greater than the maximum blocking voltage of the device, a breakdown will occur. This is a fatal error that leads to the destruction of the device. The whole phenomenon is widely explained in Section 3.3, and shown in Figure 3. 7.

### 5.2.2. Analytical modelling

This section presents a simple model to understand the overshoot phenomenon and to identify the main parameters affecting it. However, as each topology needs to be addressed independently, a methodology to analyze them is shown. (80) shows the drain to source voltage in a turning off device, and (81) represents the value of the overshoot. $L_{\text {StrayTotal }}$ refers to the total parasitic inductance in the switching loop that is being turned off. This is why each topology requires an individual analytical model.

$$
\begin{gather*}
V_{d s}=V_{d c}+V_{\text {overshoot }}  \tag{80}\\
V_{\text {overshoot }}=L_{\text {StrayTotal }} \cdot \frac{d i}{d t} \tag{81}
\end{gather*}
$$

The first step is to identify the switching loops of the selected topology. While the 2 L topology has only one switching loop, the 3L ANPC topology has two pairs of symmetrical switching loops for example. The next step is to identify the parasitic inductances contributing to the $L_{\text {strayTotal }}$ in each switching loop. Even if each switching loop is different, and should be analyzed individually, there are always three types of parasitic inductances contributing to the total inductance (82). The total stray inductance $L_{\text {StrayTotal }}$ is the sum of the parasitic inductance of the modules that are part of the switching loop $L_{\text {modules }}$, plus the parasitic inductance of the connections, represented as $L_{\text {busbars }}$ and the parasitic inductance of the capacitors $L_{\text {capacitors }}$.

$$
\begin{equation*}
L_{\text {StrayTotal }}=L_{\text {modules }}+L_{\text {busbar }}+L_{\text {capacitors }} \tag{82}
\end{equation*}
$$

A detailed example of this analysis is shown in Section 3.3, for a 3L ANPC topology.

### 5.2.3. Critical variable identification

Using the general analytical model presented in the previous section, this section identifies the critical variables affecting the overshoot. This variables are listed and classified depending on their nature. Variables that are dependent on the device or the application are considered passive, as the designer cannot change them. The ones that are design selections are considered active, as the designer can act on them, to prevent a severe overshoot. Table L shows the variable identification and its classification.

Table L.
Critical variables affecting the overshoot and its classification.

| Variable | Classification |
| :---: | :---: |
| $L_{\text {modules }}$ | Passive |
| $L_{\text {capacitors }}$ | Passive |
| $\frac{d i}{d t}$ | Active |
| $L_{\text {busbar }}$ | Active |

In the case of an overshoot, having a small $L_{\text {StrayTotal }}$ is essential (81). This is why the component selection is critical, in order to minimize the effect of the so called passive variables. In addition, there are layout and design techniques to further minimize the inductance of the selected components, explained in Section 5.2.5.
As for the active variables, the design of the busbar plays a major role. The most important factor when minimizing $L_{\text {busbar }}$ is the layout of the converter. The physical position of each component highly affects the parasitic inductance of the connections. The design techniques used when designing the busbar are also important. Finally, reducing the $d i / d t$ of the application by increasing the $R_{g}$ also reduces the overshoot (81), but with the penalty of increasing the switching losses.

### 5.2.4. Comparison with silicon

This section compares the overshoot issue between the high power SiC and Si modules. The parasitic inductance of the capacitors is not affected by the technology, as the capacitors used for the converters are the same for SiC and Si . The packages of high power SiC and Si modules determining the parasitic inductance of the module are variable. Some manufacturers, aware of the importance of the stray inductance for fast switching of the SiC , are opting to optimize the stray inductance of their SiC modules, creating specific high power packages for SiC . However, there are several high power SiC modules using traditional packages, such as the 62 mm , looking for a simple transition from Si to SiC .
The main difference is once again in the switching times. Table LI shows a comparison between the expected $d i / d t$ for different Si and SiC high power modules. In addition, the maximum allowable switching loop inductance is calculated using (81), to keep the overshoot under control and use the module with $50 \%$ of voltage derating. This means that if a 1.2 kV module is used, the DC voltage is 600 V , and the maximum allowable overshoot before a breakdown is also 600 V .

Table LI.
Si and SiC high power modules $d i / d t$ comparison, with the maximum allowable inductance in the switching loop to operate at $50 \%$ of voltage derating.

| Module reference | Technology | $\begin{gathered} \mathrm{V}_{\mathrm{ds}} / \mathrm{V}_{\mathrm{ce}} \\ {[\mathrm{kV}]} \end{gathered}$ | $\begin{gathered} \mathrm{I}_{\mathrm{d}} / \mathrm{I}_{\mathrm{c}} \\ {[\mathrm{~A}]} \end{gathered}$ | $\begin{gathered} \text { Maximum } \\ d i / d t \\ {[\mathrm{~A} / \mathrm{ns}]} \end{gathered}$ | Maximum allowable inductance in the switching loop [ nH ] |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FF200R12KT4 | Si | 1.2 | 200 | 2 | 300 |
| FF6MR12KM1 | SiC | 1.2 | 250 | 8.86* | 68 |
| FF300R17KE4 | Si | 1.7 | 300 | 3.75 | 226 |
| FF8MR20KM1 | SiC | 2 | 185 | 8.6* | 116 |
| *Data obtained in the laboratory. |  |  |  |  |  |

It is shown the allowable inductance in the power loop is several times smaller for high $d i / d t$ values of SiC modules. This means careful design of the busbar and layout of the converter should be done to use the SiC modules at high switching speed. The converter layouts and busbar designs made for Si IGBTs might not be useable with SiC modules anymore, forcing high power engineers to perform an extra effort with novel switching loop designs.

### 5.2.5. Prevention techniques

There are two ways of reducing the overshoot effect, according to (81). The first is to slow down the device, by reducing the $d i / d t$. However, once again, and as explained in Section 5.1.5, this increases the switching losses of the device.

The preferred option should be to optimize the converter design to minimize the $L_{\text {StrayTotal }}$ of each switching loop. The first step is to select the most suitable components, considering their stray inductance as one of the main selection criteria. The next is physically locating the components in the optimum positions, analyzing the effect this will have in the connections and in the switching loops. Finally, designing the connection busbar is key. Using design techniques to minimize the parasitic inductances, such as paralleling components, considering the returning current paths and using the magnetic cancellation to reduce the mutual inductance are of great importance.
A whole optimized design, considering the aforementioned prevention techniques and explaining each one in detail is presented in Section 3.3.

### 5.2.6. Experimental verification

Each prevention technique is experimentally verified by means of impedance measurement in Section 3.3. The reduction of the parasitic inductance is measured using an impedance analyzer. The importance of the component selection, correct component paralleling, layout and connection by an optimum busbar design is verified. In addition, Section 3.3 .4 validates the switching performance of the designed busbar, using double pulse testing. The achieved waveforms are shown in each case.

### 5.3. Overcurrent protection

The need of overcurrent protection in high power and high voltage SiC modules is critical, because they have weaker short circuit withstand capability than their low voltage counterparts [133]. In addition, this overcurrent protection needs to be fast (less than $10 \mu \mathrm{~s}$ ) to prevent degradation [134].
The desaturation sensing (Desat) is a faster overcurrent protection than solid state circuit breakers [135], for example, offering a relatively simple detection circuit and reliable performance. This protection is integrated in most of the commercial high power SiC module drivers. However, care should be taken when designing or programing the Desat limits when using high power SiC modules, in order to prevent false Desat triggering.
In this section, first a general overview of the Desat sensing technique and circuit is presented. Next the issue of false Desat triggering is addressed when operating with high power SiC modules. A comparison with silicon is made, to identify the major differences regarding the Desat sensing. Finally, considerations and recommendations are given to prevent this undesired phenomenon.

### 5.3.1. Desat sensing

Figure 5.2 shows a general Desat detection circuit. During the normal operation, the $D_{\text {desat }}$ diode is forward biased. During an overcurrent fault, $I_{d}$ increases drastically, increasing $V_{d s}$ and reverse-biasing $D_{\text {desat }} . C_{b l k}$ is then charged through $V_{c c}$. When the capacitor voltage reaches the threshold voltage in the comparator $V_{\text {th }}, V_{\text {fault }}$ flips, triggering the overcurrent detection. $Q_{d i s}$ and $R_{d i s}$ are used to discharge $C_{b l k}$ when the protected SiC MOSFET is off. The $D_{\text {desat }}$ diode is usually a SiC Schottky diode, or more than one in series, because it should have at least the same blocking voltage as the protected SiC MOSFET.


Figure 5. 2.
Desat detection circuit.

### 5.3.2. False Desat triggering

This section explains the false Desat trigger phenomenon in a simplistic way, with the objective to identify the differences with Si and provide recommendations to overcome the issue. During a regular turn off, the $d V_{d s} / d t$ of the SiC MOSFET can falsely trigger the Desat detection. Figure 5.3 shows the Desat detection circuit under a turn off of the SiC MOSFET.


Figure 5. 3.
Desat detection circuit under a turn off of the SiC MOSFET, with the displacement current through the junction capacitance.

The high voltage transient induces the displacement current $i_{\text {dis }}$ through the junction capacitance $C_{j}$ of the Desat diode $D_{\text {desat }}$. Even if $Q_{d i s}$ is added to absorb $i_{\text {dis }}$ through $R_{d i s}$ when the SiC MOSFET is off, a positive voltage spike will occur in $C_{b l k}$, which can falsely trigger the Desat detection if the spike is greater than the reference voltage $V_{t h}$ in the comparator.
A simple model is shown next to present the main variables affecting the voltage spikes falsely triggering the Desat detection. $i_{d i s}$ is dependent on the junction capacitance of the desat diode, and on the $d V_{d s} / d t$ of the SiC MOSFET (83). Applying Kirchhoff current law, $i_{\text {blk }}$ is calculated (84), which is a function of the displacement current $i_{\text {dis }}$. Finally, the voltage spike in $V_{\text {desat }}$ is inversely proportional to $C_{b l k}$ and proportional to the current through it during the time the $d V_{d s} / d t$ lasts in the SiC MOSFET (85).

$$
\begin{gather*}
i_{d i s}=C_{j} \frac{d V_{d s}}{d t}  \tag{83}\\
i_{\text {blk }}=i_{\text {dis }}-i_{\text {discharge }}  \tag{84}\\
V_{\text {desat }}=\frac{1}{C_{b l k}} \int_{0}^{t\left(\frac{d V}{d t}\right)}\left(i_{\text {dis }}-i_{\text {discharge }}\right) d t \tag{85}
\end{gather*}
$$

It is concluded the junction capacitance of the Desat diode, the $d V_{d s} / d t$ of the SiC MOSFET, as well as the $C_{b l k}$ capacitor value are key to control the voltage spike. In addition, the time in which $d V_{d s} / d t$ occurs is also important.

### 5.3.3. Comparison with silicon

As seen in the previous section, the $d V_{d s} / d t$ of the device is a key parameter when suffering false Desat detection. This has traditionally been low in high power Si IGBTs, but is increased reaching $30 \mathrm{~V} / \mathrm{ns}$ with the high power SiC MOSFETs. With these high voltage variation rates, the false Desat detection becomes an issue.

In addition, and as observed in (85), the switching time is also key. This is why the higher the voltage the device is switching with the same $V_{d s} / d t$ the higher the voltage spike will be. [136] demonstrates high voltage SiC MOSFETs are more likely to suffer high voltage spike in $V_{\text {desat }}$ sensing voltage due to the longer times spent at high $d V_{d s} / d t$.

### 5.3.4. Considerations and recommendations

[137] presents a design guide for improving the noise immunity of Desat detection circuits. The first recommendation is to reduce $C_{j}$ as much as possible. This can be done by implementing several lower voltage SiC Schottky diodes in series as $D_{\text {desat }}$ diode. This technique will reduce the resultant junction capacitance, reducing the risk of a false Desat detection.
Another technique is to increase slightly $R_{\text {damp }}$. However, this resistor cannot be increased considerably, as it needs to be much smaller than $R_{b l k}$. Finally, a high $C_{b l k}$ will also reduce the voltage spike in $V_{\text {desat }}$. However, this results in a significant increase of the blanking time, which can lead to a high current in the SiC MOSFET during this period [135].

### 5.4. Measurements

The need of proper measurements is well known by high power engineers. It is mandatory to capture several voltage and current waveforms during the design steps, in order to predict, and solve the aforementioned issues in the semiconductors.
Although novel techniques are being proposed to measure the switching losses, the traditional and most used methodology is to evaluate the captured voltage and current waveforms. If the measurement is not correctly done, the expected switching losses are miscalculated. This can lead to an incorrect cooling system design, and even to a catastrophic end in some cases.
Knowing the importance of a correct measurement system, the high power engineers have solved this issue by developing specific techniques and equipment for the task. However, these are not always suitable to measure the faster dynamic characteristics of high power SiC modules. This section gives recommendations on how to select proper equipment, set up the measurement system as well as techniques to align correctly the voltage and current measurements, considering different delay times. Finally two alternative methodologies to measure are presented. This section will help the high power engineers to adapt the already used measurement systems to the more restrictive SiC requirements.

### 5.4.1. Equipment selection

The first task is to correctly select the measurement equipment. The major requirement is the minimum bandwidth of the voltage and current probes, together with the selected oscilloscope. Of course, voltage and current ratings also need to be met.
First, the minimum bandwidth concept is explained; next different types of voltage and current probes are presented, and their differences explained. Finally, the SiC requirements are compared with the Si , to illustrate the differences, and available equipment is listed.

### 5.4.1.1. Minimum bandwidth

In order to measure the fast transients of SiC modules, even faster probes are required. The bandwidth $B W$ of a signal is calculated using (86) [138], being the rise time $t_{\text {rise }}$ the time required by the signal to rise from its $10 \%$ to the $90 \%$ [127]. The factor 0.35 can be used but up to 0.45 is recommended [138].

$$
\begin{equation*}
B W=\frac{0.35 \text { to } 0.45}{t_{\text {rise }}} \tag{86}
\end{equation*}
$$

The voltage and current probes should at least have 3 times the bandwidth of the signal to measure [138]. In addition, the oscilloscope should have even higher bandwidth than the probes, to avoid affecting the measurement [139].

### 5.4.1.2. Voltage probe

The voltage probes adapt the voltage of the application to the input range of the oscilloscope [139]. They should at least satisfy the maximum voltage limit, the dynamic voltage range, the accuracy, the bandwidth and the isolation requirements of the application. There are two main types, active differential and passive probes.
Active differential probes measure the voltage between two points, neither of which is at ground level. The reference of an active differential probe can be at elevated and floating potential.
Passive probes have no isolation. Their reference is connected to the ground of the oscilloscope. This should be carefully considered when designing a measurement system, to avoid short circuiting different potential points through the passive probes and the ground of the oscilloscope.

### 5.4.1.3. Current probe

The current probes provide an image of the sensed current and adapt it to the input ranges of the oscilloscope [139]. They should at least satisfy the maximum current limit, the dynamic current range, the accuracy and the bandwidth requirements of the application. In some cases, the usable rise time of the probe is provided by the manufacturer, instead of the bandwidth. This defines the minimum rise time that the current probe can measure with $10 \%$ of error [140]. The rise time of the measured current should be superior to the one of the current probe. Finally, the physical installation of the current probe is also important, because an impedance is added to the loop by doing so. In addition, some current probes require adapting the power loop for their installation, so the physical characteristics of the probe should also be considered.
There are several types of current probes, but the most common ones are the split core probes, the Pearson current transformers, the Rogowski coils and the coaxial shunts. The first three work with magnetic field operation principles, while the coaxial shunts are resistors inserted in the circuit. While the first three current probes provide galvanic isolation, the coaxial shunt does not. In addition, it is the only one that is integrated in the power loop. The added inductance should be considered because of the effect it can have in the overshoot, due to the fast $d i / d t$ of SiC modules, see Section 5.2.

### 5.4.1.4. Comparison with silicon requirements

Once again, the major difference between the novel high power SiC modules and the state of the art Si IGBTs is the switching speed. As presented in the previous section, the required bandwidth and the usable rise time of voltage and current probes change according to the switching speed of the modules. Table LII shows the comparison between several Si and SiC high power modules rise times and the required voltage probe bandwidths, calculated as shown in 5.4.1.1.

## Table LII.

Si and SiC high power modules rise time comparison, with the required voltage probe bandwidth. Data obtained from datasheets.

| Module reference | Technology | $\mathbf{V}_{\text {ds }} / \mathbf{V}_{\text {ce }}$ <br> $[\mathbf{k V}]$ | $\mathbf{I}_{\mathbf{d}} / \mathbf{I}_{\mathbf{c}}$ <br> $[\mathrm{A}]$ | Minimum <br> rise time <br> $[\mathbf{n s}]$ | Required <br> voltage probe <br> bandwidth <br> $[\mathbf{M H z}]$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FF200R12KT4 | Si | 1.2 | 200 | 45 | 23.3 |
| FF6MR12KM1 | SiC | 1.2 | 250 | 32 | 32.8 |
| FF300R17KE4 | Si | 1.7 | 300 | 55 | 19 |
| FF8MR20KM1 | SiC | 2 | 185 | $46^{*}$ | 22.8 |

The bandwidth requirements are superior for the SiC modules in both voltage ranges. This means the equipment used to measure Si IGBTs might not be valid to measure SiC MOSFETs. The data for FF8MR20KM1 is obtained in the laboratory as the module is still in development stage and the manufacturer could not provide an official datasheet. In addition, the maximum $d i / d t$ of each high power module is also shown in Table LIII. The data is obtained from the datasheets in the case of Si , and measured in the laboratory for the SiC , see Section 3.5. The required current probe useable rise time is set to be just enough to be able to measure the according $d i / d t$.

## Table LIII.

Si and SiC high power modules $d i / d t$ comparison, with the required current probe useable rise time. Data obtained from datasheets and laboratory tests.

| Module reference | Technology | $\mathbf{V}_{\mathrm{ds}} / \mathbf{V}_{\text {ce }}$ <br> $[\mathbf{k V}]$ | $\mathbf{I}_{\mathbf{d}} / \mathbf{I}_{\mathbf{c}}$ <br> $[\mathrm{A}]$ | Maximum <br> $\boldsymbol{d i} / \boldsymbol{d} \boldsymbol{t}$ <br> $[\mathbf{A} / \mathbf{n s}]$ | Required <br> current probe <br> useable rise <br> time $[\mathbf{A} / \mathrm{ns}]$ |
| :--- | :---: | :---: | :---: | :---: | :---: |
| FF200R12KT4 | Si | 1.2 | 200 | 2 | +2 |
| FF6MR12KM1 | SiC | 1.2 | 250 | $8.86^{*}$ | +8.86 |
| FF300R17KE4 | Si | 1.7 | 300 | 3.75 | +3.75 |
| FF8MR20KM1 | SiC | 2 | 185 | $8.6^{*}$ | +8.6 |

Again, the required useable rise time is superior for the SiC modules. The current probes used for Si should be double checked and ensure their useable rise time is enough to perform a correct measurement with the fast $d i / d t$ of SiC modules.

### 5.4.1.5. Available voltage probes

Table LIV presents several voltage probes available in the market. They are classified depending on their maximum voltage rating, their bandwidth and their cost. Regarding passive probes, it is seen they are limited in the maximum voltage ratings, not even reaching 1 kV . Even if the cost is overall affordable, and the bandwidth is good enough, the clear limiting factor is the voltage rating.
As for the active differential probes, there are several available options over the 1 kV range. However, if high bandwidth is required at high voltage, the cost increases over $1 \mathrm{k} \in$. Differential probes are preferred to measure the $V_{d s}$ in high power SiC modules, due to their high voltage rating and sufficient bandwidth. Isolation also is a key factor, to reduce the complexity of their installation.

Table LIV.
Several voltage probes available in the market.

| Device | Type | $\mathrm{V}_{\text {max }}[\mathrm{kV}$ ] | BW [MHz] | Cost [ $\mathrm{k} €]^{*}$ |
| :---: | :---: | :---: | :---: | :---: |
| Tektronix TPP0051 | Pass | 0.3 | 50 | 0.04 |
| Yokogawa 701938 | Pass | 0.6 | 200 | 0.14 |
| Tektronix P2220 | Pass | 0.3 | 200 | 0.18 |
| Rigol RP3500A | Pass | 0.3 | 500 | 0.21 |
| Tektronix TPP1000 | Pass | 0.3 | 1000 | 1 |
| Pico TA057 | Diff | 1.4 | 25 | 0.4 |
| Hameg HZ115 | Diff | 1.4 | 35 | 0.5 |
| Pintek DP-08VF | Diff | 0.4 | 150 | 0.55 |
| Pintek DP-16VF | Diff | 8 | 150 | 0.6 |
| Pico TA042 | Diff | 1.4 | 100 | 0.6 |
| Pico TA044 | Diff | 7 | 70 | 0.9 |
| Tektronix P5205A | Diff | 1 | 100 | 2.2 |
| PKM Bumblebee | Diff | 2 | 400 | 3.25 |

### 5.4.1.6. Available current probes

Table LV shows several available current probes in the market. They are classified depending on their type, maximum current rating, useable minimum rise time or bandwidth and the cost. Pearson and Rogowski coils provide the minimum rise time data, while the split core and coaxial shunt probes provide bandwidth information. The fastest current probe is the coaxial shunt, but its bandwidth will also be limited by the voltage probe used to measure the voltage in its terminals. Although the Pearson current transformer is cost effective, its minimum useable rise time is limited, and its physical installation complex.

Table LV.
Several current probes available in the market.

| Device | Type | $i_{\text {max }}$ <br> [A] | Minimum useable rise time [ $\mathrm{A} / \mathrm{ns}$ ] | $\begin{gathered} \text { BW } \\ {[\mathrm{MHz}]} \end{gathered}$ | Cost [k€]* |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Iwatsu SS-240A | Split core | 30 | / | 50 | 2.1 |
| Iwatsu SS-260 | Split core | 150 | 1 | 10 | 3.3 |
| Hioki 3274 | Split core | 300 | 1 | 50 | 3.9 |
| CWT Mini HF6 | Rogowski coil | 1200 | 80 | 1 | 2 |
| Pearson 410 | Pearson | 5000 | 20 | 1 | 0.38 |
| T\&M SDN-015 | Coaxial shunt | $\mathrm{Emax}^{* *}$ | 1 | 1200 | 0.35 |
| *Electronic equipment provider cost per single unit in 2022. <br> **Dependent on current pulse duration. |  |  |  |  |  |

### 5.4.2. Hardware set up

This section presents the most common hardware issues when setting up the measurement system. First, the effect of the introduction of voltage and current probes in the in the original circuit is analyzed. Then the grounding loop is specifically analyzed. Finally, the analysis is compared to Si IGBTs.

### 5.4.2.1. Circuit perturbation

Voltage and current probes are not ideal, and their input capacitance as well as inductance affect the measured circuit. As shown in Figure 5. 4(a), voltage probes add parallel capacitance to the measured circuit, due to their input capacitance. On the other hand, Figure 5. 4(b) shows current probes add series inductance to the switching loop [141].


Figure 5. 4.
Perturbation in the measured circuit due to the introduction of (a) voltage and
(b) current probes.

The perturbations to the circuit already change the original signal, as shown in Figure 5. 5. The original signal is distorted by the sole installation of the measurement circuit due to the perturbation, so the signal entering the voltage or current probe already carries an error. In addition, the probe itself will further distort the original signal, due to the bandwidth limits for example, adding more error to the measured signal. All this phenomenon have low pass filtering effect, attenuating the original signal as shown in Figure 5.5 [142].


Figure 5.5.
Distortion of the original signal due to the measurement system.
The effect of the input capacitance of the voltage probe on the $V_{d s}$ measurement is simulated and shown in Figure 5. 6. The selected SiC module is the FF6MR12KM1, and the input capacitance of the probe is increased from 0 pF until 150 pF . It can be seen the original $V_{d s}$ (in black) is attenuated, and a delay introduced. This error can affect the switching loss calculation for example, due to the incorrect rise time calculation. In addition, the effect in the SiC module is demonstrated even with small pF input capacitance.

Increasing probe input capacitance


Figure 5. 6.
Simulated effect of the input capacitance of the voltage probe when measuring the $\mathrm{V}_{\mathrm{ds}}$ of a FF6MR12KM1 SiC module.
Next, the effect of the stray inductance of the current probe in the $V_{d s}$ of a FF6MR12KM1 SiC module is simulated, Figure 5.7. The inductance is increased from 0 to 1500 pH . This time, and due to the added inductance, the signal peak value is increased, see Section 5.2, and a delay is introduced in the measurement. The error can again lead to an incorrect switching loss calculation for example.


Figure 5. 7.
Simulated effect of the stray inductance of the current probe when measuring the $\mathrm{V}_{\mathrm{ds}}$ of a FF6MR12KM1 SiC module.

### 5.4.2.2. Referencing connection loop

A reference is always connected when using a voltage probe. This connection creates a loop with the positive terminal, shown in Figure 5. 8. The reference loop inductance needs to be minimized when designing the measurement system, in order to avoid resonances in the LC tank created by the reference loop inductance and the input capacitance of the probe [143]. Figure 5.8 shows two different referencing connections, (a) with a large referencing loop inductance due to the alligator clips and (b) a smaller reference loop inductance with the spring clip. Figure 5. 8(c) shows the equivalent circuit of the voltage probe, considering the reference loop.
As seen in the previous sections, adding extra inductance in the reference loop can alter the original signal, leading to an error in the measurement. The most sensible measurement to this effect in the application of high power SiC modules is the gate circuit. This is because the added inductance can already be superior to the one in the gate driver PCB, totally altering the original circuit.


Figure 5. 8.
Perturbation in the measured circuit due to the reference connection loop, (a) alligator clip with large inductance, (b) spring clip with low inductance and (c) the equivalent circuit of a voltage probe considering the reference connection loop.

### 5.4.2.3. Comparison with silicon

Due to the lower switching speeds of Si IGBTs, the effect of these circuit perturbations are much lower. Figure 5. 9 and Figure 5. 10 simulate the effect of the voltage and current probes in the FF200R12KT4 Si IGBT module. The perturbation, even if existent, is much lower than the one shown with the FF6MR12KM1 SiC MOSFET analyzed in the previous section.


Figure 5. 9.
Simulated effect of the input capacitance of the voltage probe when measuring the Vce of a FF200R12KT4 Si IGBT module.


Figure 5. 10.
Simulated effect of the stray inductance of the current probe when measuring the Vce of a FF200R12KT4 Si IGBT module.

### 5.4.3. Voltage and current alignment

Each voltage and current probe has its own propagation delay characteristic. This means it is very likely to have a timing misalignment between the voltage and current probe in the measurement circuit. The alignment error leads to a miscalculation of the switching losses. Due to the fast dynamics of SiC devices, even a few nanoseconds error can lead to a severe switching loss calculation error [144].
The timing and alignment of the voltage and current probes should be tested before a DPT is performed with SiC . The next section presents the most common and effective alignment techniques.

### 5.4.3.1. De-skew techniques

The voltage and current alignment is called the de-skew. [143] presents the most common and used techniques. The first one is the self alignment fixture, present in some probes. Even the accuracy is most of the times acceptable, not all the probes are provided with this fixture, so it is not a totally reliable technique.
The second technique is based on the visual inspection. A switching waveform is captured, with high precision, and the voltage and current signals are overlapped. The timing is then adapted manually to match the propagation delays. The execution of this technique is easy and is not time consuming, but its accuracy is very poor. This technique can be acceptable if the switching times of the device are not extremely fast, as in the case of the SiC high power modules, usually switching at tens of nanoseconds. However, if the system is based on discrete components, with just nanoseconds of rise and fall time, this technique is insufficient.
The resistive DPT is a good option for high power SiC modules, if better de-skew is required. This technique is based on the DPT concept, but with a resistive load instead of an inductor. A high resistance (hundreds of ohms) is used, with the lowest possible stray inductance. This ensures the voltage and the current in the switching should be perfectly aligned. This allows a much easier identification of the misalignment, and posterior de-skew. The key factor in this technique is that the resistor should have as low stray inductance as possible, in order to have the highest resistive behavior in the system. In addition, the setup suffers perturbations, so those effects should be minimized.
The final technique is based on the voltage drop in the $V_{d s}$ of the device during the turn on, due to the stray inductance of the switching loop. This voltage drop can be captured with a high bandwidth voltage probe and high resolution in the oscilloscope. In addition, the same voltage drop can also be calculated with (87).

$$
\begin{equation*}
V_{\text {drop }}=L_{\text {stray }} \frac{d i_{d}}{d t} \tag{87}
\end{equation*}
$$

Capturing several switching waveforms, and calculating the $d i / d t$ point by point by post processing the current measurement data, the $L_{\text {stray }}$ of the circuit can be calculated. Next, the evolution of $V_{\text {drop }}$ is recalculated using (87) and the current measurement data. The voltage drop measured with the voltage probe and the calculated one with the current data and expression (87) should be perfectly aligned, performing a high precision de-skew [145]. This is a high accuracy de-skew technique, but requires several switching waveform data to check the consistency. However, does not require any setup perturbation, so it is relatively easy and fast to perform [143]. If the oscilloscope does not provide additional advanced scope match functions, the data should be post processed with a software such
as MatLab. This technique is especially interesting to use with discrete components or even surface mounted devices such as GaN switches, in which the loop inductances are very small. Any circuit perturbation to introduce a resistor would alter the measurement too much, so the voltage drop evaluation technique is recommended in this case.

### 5.4.4. Alternative measurement techniques

Regarding the challenges of measuring correctly the waveforms of fast devices, or some of the times the economic cost of the correct equipment, some other techniques have been presented in the literature. Section 5.4.4.1 presents a simple and affordable method to measure the waveforms of the fast SiC devices [139]. However, if the waveforms are not necessary, and the only required information are the switching losses, a methodology to measure them without any waveform acquisition is presented in Section 5.4.4.2.

### 5.4.4.1. RC attenuator

In [139] a method to measure fast transients with passive probes is presented, as shown in Figure 5. 11. This significantly reduces the cost of the measurement system, as shown in Table LIV. However, the need to attenuate the voltage signal is identified. Using a purely resistive network would present a bad frequency response, so a resistive-capacitive voltage attenuator is proposed to improve the frequency response. [139] shows every design step of the RC network, following three main criteria:

1. High enough bandwidth.
2. Required attenuation to satisfy the passive probe dynamic voltage range.
3. Low equivalent capacitance and high equivalent resistance.


Figure 5. 11.
Proposed RC divider for the use of passive probes [139].

### 5.4.4.2. Calorimetric measurements

The DPT may be inaccurate to calculate the switching losses of the novel fast switching devices, mostly in soft switching applications [146], due to the errors in the measurements. Calorimetric measurements are considered a better option, because they are based on the temperature increment in the converter to estimate the power losses, without the need to perform fast voltage and current measurements. Although these tests take longer time, because steady state temperatures need to be measured, the precision is better, and they eliminate the need to de-skew the voltage and current probes [146].
[147] presents and analyzes three methods to perform calorimetric measurements in power converters. The first is based on the temperature difference of the heatsink. The second measures the air flow temperature difference. The third, which is the least accurate and not recommended, measures the increase of the enthalpy of the air flow.

A hybrid electric and calorimetric method is presented in [148], and shown in two stages in Figure 5. 12. The device under test (DUT) is closed in a thermally isolated chamber. First, the chamber is heated with a DC resistor, up to $T_{1}$, with the DUT off, with the power dissipated in the resistor the only heat source. The $P_{d c 1}$ is easily measured in the input of the chamber, using simple DC measurements Figure 5. 12(a).
Next, the device is turned on, so the $P_{D U T 2}$ is added to the resistor power as a heat source. The temperature of the chamber increases, Figure 5. 12(b). The DC power is slowly decreased until the temperature of the chamber is matched with the previous one, being $T_{1}=T_{2}$. The DC power is measured again, and it is concluded the power losses in the DUT are the DC power difference (88). The DUT is operated at several switching frequencies to decouple switching and conduction losses. In addition, there is no need to know any thermal characteristic of the module with this technique, and the temperature measurement of the chamber can be done easily.

$$
\begin{equation*}
P_{l o s s D U T}=P_{d c 1}-P_{d c 2} \tag{88}
\end{equation*}
$$

This method assumes no losses in the system, such as in stray capacitances inductances of PCB tracks [147], so a correct estimation of the switching losses is hard to perform. In fact, the accounted losses are the total losses in the system, not only the ones in the DUT. However, there is no need for fast and complex electrical measurements, so de-skew errors, as well as circuit perturbations are avoided. This is why the hybrid calorimetric technique is considered a good option for very fast discrete SiC devices, or the even faster GaN devices.


Figure 5. 12.
The hybrid electric and calorimetric power loss calculation system, (a) first stage with the DUT off, and (b) second stage with the DUT on.

Currently, with the evaluated dynamics in the high power SiC modules, the need to introduce calorimetric measurements is not mandatory. However, with the evolution of SiC modules, faster dynamics might show the need to avoid voltage and current measurements for switching loss calculation, so investing in an isothermal chamber might be interesting for the near future of high power engineers.

### 5.5. Conclusion

This chapter shows several challenges brought by SiC high power modules. Irrelevant issues for high power engineers with Si IGBTs become a key factor in new designs with SiC . Extra care should be taken when switching from Si to SiC modules, and as shown in this chapter, the one to one replacement can lead to a failure. This is why revisiting the already existing designs, and optimizing them for the use of SiC is mandatory for industry
seeking the extra features of SiC devices.
The first challenge to overcome is the false turn on phenomenon. It can be a destructive one, and it limits the switching speed of SiC high power modules. A proper driver design, carefully monitoring the switching characteristics such as the $d V_{d s} / d t$ is a must. Selecting drivers that allow to turn off the SiC modules with a negative gate voltage is also a recommended prevention technique
Next the overshoot is analyzed. It is also a destructive phenomenon, that can lead to the breakdown of the modules. The overvoltage will limit the high speed switching of the SiC modules if it is not addressed in the design stages. A correct and careful layout and power loop design is key to be able to switch at high $d i / d t$. The phenomenon is widely analyzed and the main design rules for high power busbars which have been applied in this work in Section 3.3 are presented.
Another important feature in the designs with high power SiC modules is the overcurrent protection. As seen in the literature, it is important for high power modules and has been widely discussed. However, the techniques used with Si need to be adapted in order to avoid issues with the fast switching dynamics of SiC modules. The prevention of false overcurrent detection is a major challenge, making the detection circuit immune to noise. General design recommendations are given in Section 5.3.4, being the most important one the careful selection of the Desat diode $D_{\text {desat }}$ to minimize its junction capacitance $C_{j}$. Installing several diodes in series to increment the blocking voltage capability and reduce the $C_{j}$ at the same time is considered favorable. Careful Desat detection voltage threshold $V_{t h}$ selection, as well as considering appropriate Desat times is important when switching high voltage, because long rise times can also falsely trigger the overcurrent protection.
Finally, the challenge of measuring the fast voltage and current transients is presented. This is not problematic with high power Si IGBTs, but can be very challenging with high power SiC modules. The importance of a careful equipment selection and set up design is highlighted. Guidance is provided regarding the voltage and current probe requirements for each system. In addition, the effect of the introduction of measurement equipment is also presented. Correct voltage and current alignment techniques are shown, highlighting the advantages and disadvantages of each one. Finally, the option to consider alternative measurement techniques is introduced, if failing to capture correct waveforms. The calorimetric power loss measurement, and specially the hybrid calorimetric measurement is also introduced, even if it might not be necessary to implement with actual high power SiC modules dynamics.
There is several future work that should be done regarding the challenges of high power SiC modules. For example, the simple modelling of the false turn on phenomenon in high power modules would help engineers to predict this phenomenon, and work with the SiC high power modules in their safe switching speed limit.
Even if the overshoot is well modeled, the coupled effect with the false turn on phenomenon should be analyzed in the future, working with a maximum allowable $L_{\text {stray }}$ in the switching loop as a parameter in the false turn on models. Combining both phenomenon prediction models will determine a safe operation area (SOA) definition methodology for high power SiC modules.
The existing switching models for SiC devices are of high complexity and time consuming. An extremely detailed modelling is necessary when using fast discrete SiC devices, but might be unnecessary with slower high power modules. Investigating the fidelity of simplified switching models is of high interest. By doing so, a simple, fast and reliable methodology to predict the SOA of a certain module and application can be designed. This would help high power engineers to transition safely from Si IGBTs to high power SiC modules, and get the
most benefits out of this technology.

CHAPTER 6

## Conclusion and future work

## 6. Conclusion and future work

This last chapter presents the main conclusions of this research project. In addition, the future research lines related to this conclusions are also presented.

### 6.1. Conclusion

Renewable energies are taking over the conventional energy sources, mostly for electricity generation. Solar PV and wind energy specially, are rapidly increasing their production worldwide. Introducing the generated solar and wind power to the grid is a challenge, and power electronics is the enabling technology for this task.
SiC semiconductors offer better technical characteristics than their Si counterparts. High power SiC MOSFETs for example, can be used in applications in which Si IGBTs are commonly used, due to their similar blocking voltage and current ratings. These enhanced technical features include faster switching characteristics, reducing the switching losses. In this context, several high power modules are already available in the market. While some manufacturers are opting to keep the same Si packages for SiC , others are developing their specific packages.
There are already different industrial applications for high power SiC modules, such as distribution grid applications, the electric vehicle, railway traction, aerospace and renewable energies. For this last application, the LCoE is the main techno-economical indicator to evaluate the competitiveness of a certain configuration. It is remarkable that renewable energies are already improving the LCoE of traditional energy sources in the last years, due to their technological advances.
High power SiC semiconductors should be considered to improve the LCoE of wind energy systems due to their voltage and current rating and improved technical characteristics when compared to the same rating Si IGBTs. However, after analyzing wind energy configurations with SiC semiconductors in the designed LCoE calculation tool, it is concluded they are not capable of improving the LCoE of the current system due to their high cost, and if a one to one replacement is applied. Still, if the switching frequency is increased to 10 kHz , configurations with SiC become competitive, improving the LCoE of the current solution $0.04 € / \mathrm{kWh}$. In addition, the expected cost reduction of SiC MOSFETs will further benefit these configurations. The most promising topology for the introduction of the SiC is the 2 L , because of its simplicity and low component count. The 3L topology with SiC is penalized by the high cost due to the high component count, needing a $20 \%$ cost reduction of the SiC semiconductors to improve the LCoE of the 2 L configuration with SiC .
The LCoCE should be analyzed instead of the LCoE to validate the LCoE calculation tool results with the laboratory prototype, because only the converter cost data is available for the experimental platform. The implemented laboratory prototypes validates the conclusions obtained by the LCoE calculation tool:

1. Increasing the switching frequency is beneficial for SiC configurations.
2. The 2 L topology is the most promising one for the introduction of SiC .
3. A reduction of the cost of SiC semiconductors will further improve their LCoE.
4. The whole system should be redesigned and optimized for the use of SiC , in order to obtain the maximum benefit out of the high power SiC modules.
The laboratory prototypes also show that the good switching characteristics of SiC overcomes the high switching loss penalty of the 2 L configuration with Si . This is why high
efficiency, up to $98.88 \%$ can be achieved at the increased switching frequency of 10 kHz with SiC , even with the simple 2 L topology.
However, some challenges arise when designing high power converters with SiC. There are several phenomenon that are not relevant with Si IGBTs, but should carefully be studied when redesigning the systems with SiC . The most important ones are the false turn on and the overshoot, which can both be destructive.
In this context, a proper switching characteristic definition is mandatory to prevent the false turn on. In addition, selecting drivers that allow to turn off the SiC device with negative voltage is also recommended. On the other hand, the layout of the converter and the design of the busbar is key to prevent the overshoot. Paralleling components, and using magnetic cancelation techniques reduces the stray inductance of the switching loop, preventing the overshoot issues. An optimized layout and busbar design are mandatory to switch SiC high power modules safely.
The 3L prototype with SiC validates the specific busbar design techniques, achieving 22 nH and 44 nH inductance in the short and long loop respectively. In addition, the inductance reduction is confirmed by measuring it with an impedance analyzer and by switching waveform analysis. The results acquired with both techniques match for the short loop, validating the optimized busbar design for the 3L converter and the overshoot prevention techniques to operated high power SiC modules at high switching speeds. The long loop measurements differ more from the switching analysis due to the need to bypass the modules for the measurements.
The achieved maximum $d i / d t$ is $8.86 \mathrm{~A} / \mathrm{ns}$ in the short loop. The maximum measured $V_{d s}$ voltage is 790 V while switching the maximum current, proving safe switching operation in the short loop. The fastest $d i / d t$ in the case of the long loop is $7.73 \mathrm{~A} / \mathrm{ns}$. The maximum measured $V_{d s}$ voltage is 1102 V while switching the maximum current. The rise times are 40 ns for both loops. It is concluded that the 1200 V 250 A modules are switched in fast but safe conditions, not suffering any overvoltage in the turn off in neither switching loop.
Regarding SiC modules protection, the overcurrent detection circuit design is important and should also be redesigned specifically for the SiC . Fast dynamics make the overcurrent detection circuit susceptible to false overcurrent detections. To avoid this issue, reducing the junction capacitance of the Desat diode is key. The threshold detection voltage and the timing should also be redesigned and carefully selected. It is seen both high $d V_{d s} / d t$ and longer times during the switching penalize the noise immunity of the overcurrent detection circuits. This is why this circuit should be carefully designed for high power SiC modules, which operate at the worst case scenario.
To finish off, it is seen performing reliable voltage and current measurements is more complex with SiC than with Si , due to the fast voltage and current dynamics. Voltage and current probes should satisfy absolute rating values, but also bandwidth requirements. In addition, introducing measurement equipment distorts the measured circuit, perturbing the original signal. Acceptable circuit alterations with Si become unacceptable with SiC due to the high induced error. Besides, the timing misalignment between voltage and current probes can affect severely the switching loss calculation in high power SiC modules. While a few nanoseconds are not relevant in the slow Si IGBTs, they represent a large percentage of the switching time of high power SiC modules. This is why de-skew techniques should be applied before any switching loss evaluation is done using the DPT. Finally, if the measurement system is too complex or becomes too expensive, the hybrid calorimetric power loss measurement can be used to eliminate measurement issues and calculate the switching losses correctly.

This work contributes by analyzing the impact of high power SiC modules in the LCoE of wind energy, both theoretically and experimentally. Not only technical aspects are considered, but economical data is also used to perform the analysis. The conclusions provide a clear roadmap to the industry regarding the introduction of high power SiC modules in their products.
In addition, this work also presents the main technical challenges the industry will face when introducing SiC modules in their designs. A general overview of the possible technical issues as well as indications on how to solve them are given. These recommendations are supported by a reference design for industry, which can be used as a guide to optimize the future products, fully using the enhanced switching characteristics of high power SiC modules.

### 6.2. Future research lines

After analyzing the impact of SiC devices in wind energy, other applications should also be considered. The LCoCE indicator can be extended to other applications, such as the electric vehicle, railway traction, or solar PV for example. By considering the specific needs of each application, and using the specific consumption profiles, the LCoCE of the application with Si and SiC could be calculated.
In addition, and after analyzing several different applications, those which are benefited the most could be classified. The definition of general rules to identify applications that will take the most advantage of high power SiC semiconductors, based on the techno-economical indicator LCoCE could be very helpful for companies making the transition to SiC .
The final research regarding the applications could be to analyze if specific details benefit more Si and others SiC , for the same applications. Analyzing the electric bus application for example, urban buses could benefit more from SiC than long distance buses, or the opposite, due to their different power consumption profile. Knowing this can make companies offer a SiC or a Si product for the same application, but after analyzing and considering the specific consumption profile with their client.
Regarding the SiC high power modules themselves, to define a simple and fast methodology to predict the safe operation area (SOA) of SiC high power modules is important. The actual switching models are focused on very fast discrete components, and are extremely complex and time consuming. To evaluate the fidelity of simpler switching models for high power SiC modules could save time and improve their use in the industry. In addition, combining false turn on models with overshoot models will help to define the SOA of SiC high power modules. Additionally, there is a need to create simple and safe tests to feed the switching models. The methodology should consist on the following steps:

1. Define the equations.
2. Perform simple and safe tests to the system to feed the parameters in the equations.
3. Solve the equations and calculate the $d V / d t$ limits for the system and application. The definition of a simple SOA prediction methodology will allow high power engineers to develop safe designs with SiC in a fast way, but still using the full potential of their fast switching characteristics.

Bibliographic references

## Bibliographic references:

[1] U. Nations, "Transforming our world: the 2030 Agenda for Sustainable Development: Sustainable Development Knowledge Platform," 2015. [Online]. Available: https://sustainabledevelopment.un.org/post2015/transformingourworld. [Accessed: 09-Jan-2020].
[2] M. Singh and S. Santoso, "Dynamic models for wind turbines and wind power plants," Wind Power Syst. Eng. Appl. Des. Model., no. October, pp. 93-204, 2012.
[3] M. L. P. Kundur, N. Balu, Power system stability and control. 1994.
[4] "Energy Technology Perspectives 2020 - Analysis - IEA." [Online]. Available: https://www.iea.org/reports/energy-technology-perspectives-2020. [Accessed: 23-Sep-2020].
[5] BP, "Statistical Review of World Energy 2020," 2020.
[6] BP, "Statistical Review of World Energy 2021," 2021.
[7] REN21, "Renewables 2020 Global status report," 2020.
[8] REN21, "Renewables 2019 Global status report," 2019.
[9] "Renewable Energy - Our World in Data." [Online]. Available: https://ourworldindata.org/renewableenergy. [Accessed: 03-Feb-2021].
[10] M. T. Patel, R. Asadpour, M. Woodhouse, C. Deline, and M. A. Alam, "LCOE: Re-thinking LCOE for Photovoltaic Systems," in IEEE Photovoltaic Specialists Conference, 2019, pp. 1711-1713.
[11] Lazard, "Lazard's Levelized Cost of Energy Analysis Version 13.0," 2019.
[12] European Comission, "Mission area: Adaptation to climate change including societal transformation European Commission," 2021. [Online]. Available: https://ec.europa.eu/info/horizon-europe-next-research-and-innovation-framework-programme/mission-area-adaptation-climate-change-including-societal-transformation_en. [Accessed: 09-Jan-2020].
[13] W. Gao, M. Aamir, A. Bin Shabri, R. Dewan, and A. Aslam, "Forecasting crude oil price using Kalman filter based on the reconstruction of modes of decomposition ensemble model," IEEE Access, vol. 7, pp. 149908-149925, 2019.
[14] X. Zhang, L. Yu, S. Wang, and K. K. Lai, "Estimating the impact of extreme events on crude oil price: An EMD-based event analysis method," Energy Econ., vol. 31, no. 5, pp. 768-778, 2009.
[15] K. He, L. Yu, and K. K. Lai, "Crude oil price analysis and forecasting using wavelet decomposed ensemble model," Energy, vol. 46, no. 1, pp. 564-574, 2012.
[16] S. S. Chen and K. W. Hsu, "Reverse globalization: Does high oil price volatility discourage international trade?," Energy Econ., vol. 34, no. 5, pp. 1634-1643, 2012.
[17] Z. A. Ozdemir, K. Gokmenoglu, and C. Ekinci, "Persistence in crude oil spot and futures prices," Energy, vol. 59, pp. 29-37, 2013.
[18] U.S Department of Energy, "20\% Wind Energy by 2030 -Increasing wind energy's contribution to U.S. electricity supply-," 2008.
[19] V. Yaramasu, B. Wu, P. C. Sen, S. Kouro, and M. Narimani, "High-power wind energy conversion systems: State-of-the-art and emerging technologies," Proc. IEEE, pp. 740-788, May 2015.
[20] "Renewables - Global Energy Review 2020 - Analysis - IEA." [Online]. Available: https://www.iea.org/reports/global-energy-review-2020/renewables\#abstract. [Accessed: 23-Sep2020].
[21] A. D. Hansen, F. Lov, F. Blaabjerg, and L. H. Hansen, "Review of contemporary wind turbine concepts and their market penetration," Wind Eng., vol. 28, no. 3, pp. 247-263, 2004.
[22] G. Abad, J. López, M. A. Rodríguez, L. Marroyo, and G. Iwanski, Doubly Fed Induction Machine. 2011.
[23] F. Blaabjerg, Z. Chen, R. Teodorescu, and F. Iov, "Power electronics in wind turbine systems," Conf. Proc. - IPEMC 2006 CES/IEEE 5th Int. Power Electron. Motion Control Conf., vol. 1, pp. 46-56, 2007.
[24] F. Blaabjerg and K. Ma, "Wind Energy Systems," Proc. IEEE, vol. 105, no. 11, pp. 2116-2131, 2017.
[25] J. T. B. Juan Manuel Carrasco, Leopoldo Garcia Franquelo, E. Galván, and I. Ramón C. Portillo Guisado, Ma. Ángeles Martín Prats, José Ignacio León, Narciso Moreno-Alfonso, "Power-Electronic Systems for the Grid Integration of Renewable Energy Sources: A Survey," IEEE Trans. Ind. Electron., vol. 53, 2006.
[26] B. Andresen and J. Birk, "A high power density converter system for the Gamesa G10x 4,5 MW wind turbine," in 2007 European Conference on Power Electronics and Applications, EPE, 2007.
[27] F. Ueda, K. Matsui, M. Asao, and K. Tsuboi, "Parallel-Connections of Pulsewidth Modulated

Inverters Using Current Sharing Reactors," IEEE Trans. Power Electron., vol. 10, no. 6, pp. 673-679, 1995.
[28] F. Forest et al., "Optimization of the supply voltage system in interleaved converters using intercell transformers," IEEE Trans. Power Electron., vol. 22, no. 3, pp. 934-942, May 2007.
[29] J. Rodríguez, S. Bernet, B. Wu, J. O. Pontt, and S. Kouro, "Multilevel voltage-source-converter topologies for industrial medium-voltage drives," IEEE Transactions on Industrial Electronics, vol. 54, no. 6. pp. 2930-2945, Dec-2007.
[30] S. Kouro et al., "Recent advances and industrial applications of multilevel converters," IEEE Trans. Ind. Electron., vol. 57, no. 8, pp. 2553-2580, Aug. 2010.
[31] A. Faulstich, J. K. Steinke, and F. Wittwer, "Medium voltage converter for permanent magnet wind power generators up to 5 MW," in 2005 European Conference on Power Electronics and Applications, 2005, vol. 2005.
[32] J. Rodriguez, S. Bernet, P. K. Steimer, and I. E. Lizama, "A survey on neutral-point-clamped inverters," IEEE Trans. Ind. Electron., vol. 57, no. 7, pp. 2219-2230, Jul. 2010.
[33] L. Ma, T. Kerekes, P. Rodriguez, X. Jin, R. Teodorescu, and M. Liserre, "A new PWM strategy for grid-connected half-bridge active NPC converters with losses distribution balancing mechanism," IEEE Trans. Power Electron., vol. 30, no. 9, pp. 5331-5340, Sep. 2015.
[34] J. Lyu, W. Hu, F. Wu, K. Yao, and J. Wu, "Variable modulation offset SPWM control to balance the neutral-point voltage for three-level inverters," IEEE Trans. Power Electron., vol. 30, no. 12, pp. 7181-7192, Dec. 2015.
[35] I. López et al., "Generalized PWM-based method for multiphase neutral-point-clamped converters with capacitor voltage balance capability," IEEE Trans. Power Electron., vol. 32, no. 6, pp. 48784890, 2017.
[36] J. Pou, J. Zaragoza, S. Ceballos, M. Saeedifard, and D. Boroyevich, "A carrier-based PWM strategy with zero-sequence voltage injection for a three-level neutral-point-clamped converter," IEEE Trans. Power Electron., vol. 27, no. 2, pp. 642-651, 2012.
[37] Infineon, "Introduction to Infineon 650V SiC MOSFET." [Online]. Available:
https://www.infineon.com/cms/media/eLearning/PMM/e-Learning_Introduction-to-Infineon-650V-CoolSiCTM-MOSFET_english/story.html. [Accessed: 25-Sep-2020].
[38] B. W. Williams, Principles of Power electronics. Glasgow: Barry W. Williams, 2006.
[39] F. Bechstedt and A. Belabbes, "Structure, energetics, and electronic states of III-V compound polytypes," J. Phys. Condens. Matter, vol. 25, no. 27, 2013.
[40] T. Kimoto, "Material science and device physics in SiC technology for high-voltage power devices," Jpn. J. Appl. Phys., vol. 54, no. 4, 2015.
[41] H. Li, "SiC technologies adoption is going to accelerate with a tipping point in 2019 - power SiC 2017: materials, Devices, Modules, and Applications report, Tech. rep.," 2017.
[42] A. Bindra, "Wide-bandgap power devices," IEEE Power Electron. Mag., no. March, pp. 1-1, 2018.
[43] M. A. Shamshuddin, F. Rojas, R. Cardenas, R. M. Kennel, and J. Pereda, "Solid State Transformers : Concepts , Classification and Control," no. May, pp. 1-33, 2020.
[44] J. W. Kolar and G. I. Ortiz, "Solid State Transformer Concepts in Traction and Smart Grid Applications," Www.Pes.Ee.Ethz.Ch, pp. 1-200, 2017.
[45] X. She, A. Q. Huang, and R. Burgos, "Review of solid-state transformer technologies and their application in power distribution systems," IEEE J. Emerg. Sel. Top. Power Electron., vol. 1, no. 3, pp. 186-198, 2013.
[46] D. Haughton and G. T. Heydt, "Smart distribution system design: Automatic reconfiguration for improved reliability," IEEE PES Gen. Meet. PES 2010, 2010.
[47] M. A. Hannan et al., "State of the Art of Solid-State Transformers: Advanced Topologies, Implementation Issues, Recent Progress and Improvements," IEEE Access, vol. 8, pp. 1911319132, 2020.
[48] A. Abu-Siada, J. Budiri, and A. F. Abdou, "Solid state transformers topologies, controllers, and applications: State-of-the-art literature review," Electron., vol. 7, no. 11, 2018.
[49] V. N. Jakka et al., "Implementation of Flexible Large Power Transformers Using Modular Solid State Transformer Topologies Enabled by SiC Devices," 2019 IEEE Energy Convers. Congr. Expo. ECCE 2019, pp. 4619-4626, 2019.
[50] S. Madhusoodhanan et al., "Solid-State Transformer and MV Grid Tie Applications Enabled by 15 kV SiC IGBTs and 10 kV SiC MOSFETs Based Multilevel Converters," IEEE Trans. Ind. Appl., vol. 51, no. 4, pp. 3343-3360, Jul. 2015.
[51] B. Zhao, Q. Song, and W. Liu, "A Practical Solution of High-Frequency-Link Bidirectional Solid-State Transformer Based on Advanced Components in Hybrid Microgrid," IEEE Trans. Ind. Electron., vol. 62, no. 7, pp. 4587-4597, Jul. 2015.
[52] M. K. Das et al., "10 kV, 120 a SiC half H-bridge power MOSFET modules suitable for high frequency, medium voltage applications," IEEE Energy Convers. Congr. Expo. ECCE 2011, Proc., pp. 2689-2692, 2011.
[53] A. Matallana et al., "Power module electronics in HEV/EV applications: New trends in wide-bandgap semiconductor technologies and design aspects," Renew. Sustain. Energy Rev., vol. 113, no. June, p. 109264, 2019.
[54] C. Zhang, S. Srdic, S. Lukic, Y. Kang, E. Choi, and E. Tafti, "A SiC-Based 100 kW High-PowerDensity ( $34 \mathrm{~kW} / \mathrm{L}$ ) Electric Vehicle Traction Inverter," 2018 IEEE Energy Convers. Congr. Expo. ECCE 2018, pp. 3880-3885, 2018.
[55] Fraunhofer and D. V. Electronics, "Potential of SiC for Automotive Power Electronics," pp. 1-18, 2017.
[56] J. Zhu, H. Kim, H. Chen, R. Erickson, and D. Maksimovic, "High efficiency SiC traction inverter for electric vehicle applications," Conf. Proc. - IEEE Appl. Power Electron. Conf. Expo. - APEC, vol. 2018-March, pp. 1428-1433, 2018.
[57] "About the SiC MOSFETs modules in Tesla Model 3," PntPower.com, 2018. [Online]. Available: https://www.pntpower.com/tesla-model-3-powered-by-st-microelectronics-sic-mosfets/. [Accessed: 08-Oct-2020].
[58] H. Hayashiya and K. Kondo, "Recent trends in power electronics applications as solutions in electric railways," IEEJ Transactions on Electrical and Electronic Engineering, vol. 15, no. 5. pp. 632-645, 2020.
[59] K. Ishikawa, "Development of Rolling Stock Inverters Using SiC," vol. 66, no. 2, pp. 155-160, 2017.
[60] M. Brenna, F. Foiadelli, D. Zaninelli, and D. Barlini, "Application prospective of Silicon Carbide (SiC) in railway vehicles," 2014 AEIT Annu. Conf. - From Res. to Ind. Need a More Eff. Technol. Transf. AEIT 2014, pp. 3-8, 2015.
[61] A. Rujas, V. M. Lopez, I. Villar, T. Nieva, and I. Larzabal, "SiC-hybrid based railway inverter for metro application with 3.3 kV low inductance power modules," 2019 IEEE Energy Convers. Congr. Expo. ECCE 2019, pp. 1992-1997, 2019.
[62] X. T. Xuchao Jiang, Yuming Zhang, Yimeng Zhang, Qingwen Song, "A 1 MHz Gate Driver for parallel connected SiC MOSFETs with protection circuit," in Workshop on Wide Bandgap Power Devices and Applications in Asia (WiPDA Asia), 2018.
[63] M. E. Corporation, "Mitsubishi Electric Delivers World 's First SiC Auxiliary Power Supply Systems for Railcars," pp. 30-31, 2013.
[64] F. Alkayal and J. B. Saada, "Compact three phase inverter in Silicon Carbide technology for auxiliary converter used in railway applications," 15th Eur. Conf. Power Electron. Appl., pp. 1-10, 2013.
[65] A. Rujas, V. M. López, A. García-Bediaga, A. Berasategi, and T. Nieva, "Influence of SiC technology in a railway traction DC-DC converter design evolution," 2017 IEEE Energy Convers. Congr. Expo. ECCE 2017, vol. 2017-Janua, pp. 931-938, 2017.
[66] K. Ishikawa, S. Yukutake, Y. Kono, K. Ogawa, and N. Kameshiro, "Traction inverter that applies compact 3.3 kV / 1200 A SiC hybrid module," 2014 Int. Power Electron. Conf. IPEC-Hiroshima ECCE Asia 2014, pp. 2140-2144, 2014.
[67] M. E. Corporation, "Mitsubishi Electric to Supply Railcar Traction Inverter with All-SiC Power Module to Odakyu Electric Railway," pp. 3-4.
[68] D. Briginshaw, "Silicon carbide traction system tested successfully in Stockholm | International Railway Journal," 2018. [Online]. Available: https://www.railjournal.com/technology/silicon-carbide-traction-system-tested-successfully-in-stockholm/. [Accessed: 08-Oct-2020].
[69] R. Yapa, A. J. Forsyth, and R. Todd, "Analysis of SiC technology in two-level and three-level converters for aerospace applications," IET Conf. Publ., vol. 2014, no. 628 CP, pp. 1-6, 2014.
[70] J. Brombach, A. Lucken, B. Nya, M. Johannsen, and D. Schulz, "Comparison of different electrical HVDC-architectures for aircraft application," Electr. Syst. Aircraft, Railw. Sh. Propulsion, ESARS, 2012.
[71] U. Nasir et al., "A SiC based 2-Level Power Converter for Shape-and-Space-Restricted Aerospace Applications," Proc. Int. Conf. Power Electron. Drive Syst., vol. 2019-July, no. July, 2019.
[72] S. Yin, K. J. Tseng, Y. Liu, R. Simanjorang, and C. J. Gajanayake, "Demonstration of a 50 kW and 100 kHz SiC high power density converter with gate assisted circuit," Conf. Proc. - IEEE Appl. Power

Electron. Conf. Expo. - APEC, pp. 2245-2252, 2017.
[73] W. Perdikakis, B. Hall, M. Scott, C. Kitzmiller, K. J. Yost, and K. A. Sheets, "Comparison of Si and SiC EMI and Efficiency in a Two-level Aerospace Motor Drive Application," IEEE Trans. Transp. Electrif., vol. 7782, no. c, pp. 1-1, 2020.
[74] M. Kamikura, Y. Murata, T. Kutsuki, and K. Saito, "Application trend and foresight of SiC power devices to air conditioners," in International Power Electronics Conference, 2014, pp. 2064-2067.
[75] S. Tiwari, S. Basu, T. M. Undeland, and O. M. Midtgard, "Efficiency and Conducted EMI Evaluation of a Single-Phase Power Factor Correction Boost Converter Using State-of-the-Art SiC Mosfet and SiC Diode," IEEE Trans. Ind. Appl., vol. 55, no. 6, pp. 7745-7756, 2019.
[76] M. Furuhashi, S. Tomohisa, T. Kuroiwa, and S. Yamakawa, "Practical applications of SiC-MOSFETs and further developments," Semicond. Sci. Technol., vol. 31, no. 3, Jan. 2016.
[77] M. Kitabatake et al., "4H-SiC-DIMOSFET power device for home appliances," 2010 Int. Power Electron. Conf. - ECCE Asia -, IPEC 2010, pp. 3249-3253, 2010.
[78] M. E. Corporation, "Mitsubishi Electric to Launch Super-mini Full SiC DIPPFC Module," pp. 3-4, 2014.
[79] H. Sarnago, Ó. Lucía, and J. M. Burdío, "A Comparative Evaluation of SiC Power Devices for HighPerformance Domestic Induction Heating," IEEE Trans. Ind. Electron., vol. 62, no. 8, pp. 4795-4804, 2015.
[80] M. Perez-Tarragona, H. Sarnago, O. Lucia, and J. M. Burdio, "Full-bridge series resonant multiinverter featuring new 900-V SiC devices for improved induction heating appliances," Conf. Proc. IEEE Appl. Power Electron. Conf. Expo. - APEC, vol. 2016-May, pp. 1762-1766, 2016.
[81] A. Leon-Masich, H. Valderrama-Blavi, J. M. Bosque-Moncusi, and L. Martinez-Salamero, "A HighVoltage SiC-Based Boost PFC for LED Applications," IEEE Trans. Power Electron., vol. 31, no. 2, pp. 1633-1642, 2016.
[82] A. Arrizabalaga et al., "Impact of silicon carbide devices in 2 MW DFIG based wind energy system," in European Conference on Power Electronics and Applications EPE'20 ECCE Europe, 2020.
[83] A. Arrizabalaga et al., "Integración de Carburo de silicio para aumentar el AEP de sistemas de generación eólica basados en DFIG," in Seminario Anual de Automática, Electrónica Industrial e Instrumentación SAAEI' 20, 2020.
[84] I. Kortazar, I. Larrazabal, and P. Friedrichs, "Analysis of hybrid modules with Silicon Carbide diodes, comparison with full silicon devices and the impact in Wind applications," in 2016 18th European Conference on Power Electronics and Applications, EPE 2016 ECCE Europe, 2016.
[85] H. Zhang and L. M. Tolbert, "Efficiency Impact of Silicon Carbide Power Electronics for Modern Wind Turbine Full Scale Frequency Converter," IEEE Trans. Ind. Electron., vol. 58, no. 1, 2011.
[86] H. Zhang and L. M. Tolbert, "SiC's Potential Impact on the Design of Wind Generation System," 2008.
[87] W. L. Erdman, D. Grider, and E. Vanbrunt, "4500 volt Si/SiC hybrid module qualification for modern megawatt scale wind energy inverters," in 2nd IEEE Workshop on Wide Bandgap Power Devices and Applications, WiPDA 2014, 2014, pp. 1-6.
[88] W. L. Erdman, J. Keller, D. Grider, and E. Vanbrunt, "A 2.3-MW Medium-voltage, three-level wind energy inverter applying a unique bus structure and $4.5-\mathrm{kV} \mathrm{Si/SiC}$ hybrid isolated power modules," in Conference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC, 2015, vol. 2015-May, no. May, pp. 1282-1289.
[89] A. Arrizabalaga, D. L. Andueza, M. Mazuela, and J. L. Rodriguez, "Integration of Silicon Carbide devices to increase the AEP ( Annual Energy Production ) in a PM based wind generation system," in International Symposium on Power Electronics for Distributed Generation Systems PEDG, 20, 2020.
[90] C. Dincan, P. Kjær, and L. Helle, "Cost of energy assessment of wind turbine configurations," 2020, pp. 1-8.
[91] C. Neumann, R. Schmidtke, T. M. Plötz, and H. G. Eckel, "An economic evaluation of sic-mosfet modules in wind turbine converters," PCIM Eur. Conf. Proc., vol. 1, no. July, pp. 836-843, 2020.
[92] ABB, "Voltage ratings of high power semiconductors," 2013.
$[93]$ B. Ozpineci, L. M. Tolbert, S. K. Islam, and M. Hasanuzzaman, "Effects of silicon carbide (SiC) power devices on HEV PWM inverter losses," IECON Proc. (Industrial Electron. Conf., vol. 2, no. C, pp. 1061-1066, 2001.
[94] G. Tomta and R. Nilsen, "Analytical equations for three level npc converters," 2001 Eur. Conf. Power Electron. Appl. (EPE'01 ECCE Eur., pp. 1-7, 2001.
[95] K. O. Armstrong, S. Das, and J. Cresko, Wide bandgap semiconductor opportunities in power electronics, no. November. 2016.
[96] Yaskawa Electric Corporation, "YASKAWA D1000 Series," 2013.
[97] I. Staudt, "3L NPC \& TNPC Topology," 2015.
[98] Infineon, "FF450R12KE4 Technische Information / Technical Information," 2013.
[99] Infineon, "FF6MR12KM1 Vorläufige Daten / Preliminary Data FF6MR12KM1," 2020.
[100] Infineon, "FF300R17KE4 Technische Information / Technical Information FF300R17KE4," 2013.
[101] Cree, "CAS300M17BM2 Technical information," 2014.
[102] Infineon, "FF8MR20KM1 Zieldaten / Target Data FF8MR20KM1," 2020.
[103] R. Ren et al., "Multi-Commutation Loop Induced Over-voltage Issue on Non-active Switches in Fast Switching Speed Three-Level Active Neutral Point Clamped Phase Leg," 2018 IEEE Energy Convers. Congr. Expo. ECCE 2018, pp. 1328-1333, 2018.
[104] B. Liu et al., "Effects of Junction Capacitances and Commutation Loops Associated with LineFrequency Devices in Three-Level AC/DC Converters," IEEE Trans. Power Electron., vol. 34, no. 7, pp. 6155-6170, 2019.
[105] K. Yatsugi, K. Nomura, and Y. Hattori, "Analytical Technique for Designing an RC Snubber Circuit for Ringing Suppression in a Phase-Leg Configuration," IEEE Trans. Power Electron., vol. 33, no. 6, pp. 4736-4745, 2018.
[106] J. Wang, R. T. H. Li, and H. S. H. Chung, "An investigation into the effects of the gate drive resistance on the losses of the MOSFET-snubber-diode configuration," IEEE Trans. Power Electron., vol. 27, no. 5, pp. 2657-2672, 2012.
[107] J. Wang et al., "Design and Testing of 6 kV H-bridge Power Electronics Building Block Based on 10 kV SiC MOSFET Module," in 2018 International Power Electronics Conference, IPEC-Niigata ECCE Asia 2018, 2018, pp. 3985-3992.
[108] Y. Ren, S. Member, X. Yang, F. Zhang, and S. Member, "Voltage Suppression in Wire-Bond-Based Multichip Phase-Leg SiC MOSFET Module Using Adjacent Decoupling Concept," IEEE Trans. Ind. Electron., vol. 64, no. 10, pp. 8235-8246, 2017.
[109] N. R. Mehrabadi, I. Cvetkovic, J. Wang, R. Burgos, and D. Boroyevich, "Busbar design for SiC-based H-bridge PEBB using 1.7 kV , 400 a SiC MOSFETs operating at 100 kHz ," ECCE 2016 - IEEE Energy Convers. Congr. Expo. Proc., 2016.
[110] Z. Yuan et al., "Design and Evaluation of Laminated Busbar for Three-Level T-Type NPC Power Electronics Building Block with Enhanced Dynamic Current Sharing," IEEE J. Emerg. Sel. Top. Power Electron., vol. 8, no. 1, pp. 395-406, 2020.
[111] J. Wang, B. Yang, J. Zhao, Y. Deng, X. He, and Z. Xu, "Development of a compact 750KVA threephase NPC three-level universal inverter module with specifically designed busbar," Conf. Proc. IEEE Appl. Power Electron. Conf. Expo. - APEC, no. 50737002, pp. 1266-1271, 2010.
[112] F. Y. He, S. Z. Xu, and C. F. Geng, "Improvement on the laminated busbar of NPC three-level inverters based on a supersymmetric mirror circulation 3D cubical thermal model," J. Power Electron., vol. 16, no. 6, pp. 2085-2098, 2016.
[113] A. Deshpande, Y. Chen, B. Narayanasamy, Z. Yuan, and F. Luo, "Modular three-level t-type power electronics building block for aircraft electric-propulsion drives," AIAA Propuls. Energy 2020 Forum, pp. 1-8, 2020.
[114] D. Zhang, J. He, and S. Madhusoodhanan, "Three-Level Two-Stage Decoupled Active NPC Converter with Si IGBT and SiC MOSFET," IEEE Trans. Ind. Appl., vol. 54, no. 6, pp. 6169-6178, 2018.
[115] H. Gui et al., "Methodology of Low Inductance Busbar Design for Three-Level Converters," IEEE J. Emerg. Sel. Top. Power Electron., vol. 6777, no. c, pp. 1-1, 2020.
[116] Y. Xie et al., "Optimization of Laminated Busbar for Three-Level NPC Topology Using SiC Module," in IPEMC2020-ECCE Asia, 2021, vol. 0110, no. c, pp. 302-307.
[117] C. Geng, F. He, J. Zhang, and H. Hu, "Partial stray inductance modeling and measuring of asymmetrical parallel branches on the bus-bar of electric vehicles," Energies, vol. 10, no. 10, 2017.
[118] Cree Inc., "Cas325M12Hm2, $1.2 \mathrm{kV}, 3.7 \mathrm{~m} \Omega$ All-Silicon Carbide High-Performance, Half-Bridge Module C2M MOSFET and Z-RecTM Diode," pp. 1-8, 2018.
[119] Y. F. Zhu, Z. Zheng, and Q. X. Ge, "The impact of layer number on stray inductance of DC-link busbar in power converters," Open Electr. Electron. Eng. J., vol. 7, no. 1, pp. 98-102, 2013.
[120] H. Johnson and M. Graham, High-speed digital design: a handbook of black magic. Englewood Cliffs, New Jersey, 1999.
[121] C. Inc., Design Considerations for Designing with Cree SiC Modules Part 2. Techniques for Minimizing Parasitic Inductance. 2013, pp. 1-17.
[122] G. Skibinski and D. Divan, "Design methodology and modeling of low inductance planar bus structures," in Fifth European Conference on Power Electronics and Applications, 1993, pp. 98-105.
[123] OMICRON, "Bode 100 User Manual," 2021.
[124] Y. Jiao, S. Lu, and F. C. Lee, "Switching performance optimization of a high power high frequency three-level active neutral point clamped phase leg," IEEE Trans. Power Electron., vol. 29, no. 7, pp. 3255-3266, 2014.
[125] L. Popova et al., "Modelling of low inductive busbars for medium voltage three-level NPC inverter," PEMWA 2012-2012 IEEE Power Electron. Mach. Wind AppI., 2012.
[126] L. Popova et al., "Stray inductance estimation with detailed model of the IGBT module," 2013 15th Eur. Conf. Power Electron. Appl. EPE 2013, 2013.
[127] J. Valley, George E. and H. Wallman, "Vacuum Tube Amplifiers Radiation," MIT Radiat. Lab. Ser., p. 72, 1948.
[128] M. Mazuela, "Análisis y desarrollo de una novedosa topología de convertidor multinivel para aplicaciones de media tensión y alta potencia," Mondragon Unibertsitatea, 2015.
[129] J. W. Kolar et al., "PWM converter power density barriers," Fourth Power Convers. Conf. PCCNAGOYA 2007 - Conf. Proc., no. May, 2007.
[130] A. Anthon, Z. Zhang, M. A. E. Andersen, D. G. Holmes, B. McGrath, and C. A. Teixeira, "The benefits of SiC mosfets in a T-type inverter for grid-tie applications," IEEE Trans. Power Electron., vol. 32, no. 4, pp. 2808-2821, 2017.
[131] W. G. Hurley and W. H. Wölfle, Transformers and inductors for power electronics: theory, design and applications. Wiley-Blackwell, 2013.
[132] E. Gurpinar and A. Castellazzi, "Single-Phase T-Type Inverter Performance Benchmark Using Si IGBTs, SiC MOSFETs, and GaN HEMTs," IEEE Trans. Power Electron., vol. 31, no. 10, pp. 71487160, Oct. 2016.
[133] S. Ji, Z. Zhang, and F. Wang, "Overview of high voltage SiC power semiconductor devices: development and application," CES Trans. Electr. Mach. Syst., vol. 1, no. 3, pp. 254-264, 2017.
[134] D. Othman, M. Berkani, S. Lefebvre, A. Ibrahim, Z. Khatir, and A. Bouzourene, "Comparison study on performances and robustness between SiC MOSFET \& JFET devices - Abilities for aeronautics application," Microelectron. Reliab., vol. 52, no. 9-10, pp. 1859-1864, 2012.
[135] Z. Wang, X. Shi, Y. Xue, L. M. Tolbert, F. Wang, and B. J. Blalock, "Design and performance evaluation of overcurrent protection schemes for silicon carbide ( SiC ) power MOSFETs," IEEE Trans. Ind. Electron., vol. 61, no. 10, pp. 5418-5425, 2013.
[136] X. Huang et al., "Noise immunity of desat protection circuitry for high voltage sic MOSFETs with High dv/dt," Conf. Proc. - IEEE Appl. Power Electron. Conf. Expo. - APEC, pp. 1227-1234, 2021.
[137] X. Huang et al., "Comprehensive Analysis and Improvement Methods of Noise Immunity of Desat Protection for High Voltage SiC MOSFETs With High DV/DT," IEEE Open J. Power Electron., vol. 3, pp. 36-50, 2021.
[138] K. Johnson and D. Maliniak, "Oscilloscope Probes for Power Electronics," IEEE Power Electron. Mag., no. March, pp. 881-884, 2018.
[139] D. Garrido, I. Baraia-Etxaburu, J. Arza, and M. Barrenetxea, "Simple and Affordable Method for Fast Transient Measurements of SiC Devices," IEEE Trans. Power Electron., vol. 35, no. 3, pp. 29332942, 2020.
[140] Pearson Electronics, "Rise time." [Online]. Available:
http://www.pearsonelectronics.com/support/\
application-notes/rise-time.
[141] S. Sprunck, M. Koch, C. Lottis, and M. Jung, "Suitability of Voltage Sensors for the Measurement of Switching Voltage Waveforms in Power Semiconductors," IEEE Open J. Power Electron., vol. 3, no. August, pp. 587-598, 2022.
[142] S. Sprunck, C. Lottis, F. Schnabel, and M. Jung, "Suitability of Current Sensors for the Measurement of Switching Currents in Power Semiconductors," IEEE Open J. Power Electron., vol. 2, no. November, pp. 570-581, 2021.
[143] H. Cui, Characterization of WBG Devices. The University of Tennessee Knoxville, 2021.
[144] Z. Zhang et al., "Methodology for switching characterization evaluation of wide band-gap devices in a phase-leg configuration," in Conference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC, 2014, pp. 2534-2541.
[145] E. A. Jones et al., "Characterization of an enhancement-mode 650-V GaN HFET," in 2015 IEEE

Energy Conversion Congress and Exposition, ECCE 2015, 2015, pp. 400-407.
[146] D. Rothmund, D. Bortis, and J. W. Kolar, "Accurate Transient Calorimetric Measurement of SoftSwitching Losses of $10-\mathrm{kV}$ SiC mosfets and Diodes," IEEE Trans. Power Electron., vol. 33, no. 6, pp. 5240-5250, 2018.
[147] J. A. Anderson, C. Gammeter, L. Schrittwieser, and J. W. Kolar, "Accurate Calorimetric Switching Loss Measurement for 900 v $10 \mathrm{~m} \Omega \mathrm{SiC}$ mosfets," IEEE Trans. Power Electron., vol. 32, no. 12, pp. 8963-8968, 2017.
[148] S. SPRUNCK, M. JUNG, and C. LOTTIS, Switching Loss Measurements in Power Semiconductors, no. September. 2022.

 $\bigcirc 0000000$ $\checkmark$ SNPNO 0000
SJSNSO SO SO

 0 o

 SJNJ J OO NO@OONONONONONONO
 OOOOOOOONO
 000 On
 00000
 , a 00 O

 U U U UNSNS
 $0 \sim 0000000$ $\bigcirc 000000$


