This is an Accepted Manuscript version of the following article, accepted for publication in:
A. Sanchez-Ruiz, M. Mazuela, S. Alvarez, G. Abad and I. Baraia, "Medium VoltageHigh Power Converter Topologies Comparison Procedure, for a 6.6 kV Drive Application Using 4.5 kV IGBT Modules," in IEEE Transactions on Industrial Electronics, vol. 59, no. 3, pp. 1462-1476, March 2012.

DOI: https://doi.org/10.1109/TIE.2011.2162213
© 2012 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.

# Medium Voltage - High Power Converter Topologies Comparison Procedure, for a 6.6 kV Drive Application using 4.5 kV IGBT Modules 

Alain Sanchez-Ruiz, Student Member, IEEE, Mikel Mazuela, Student Member, IEEE, Silverio Alvarez, Gonzalo Abad, Member, IEEE, and Igor Baraia


#### Abstract

This paper presents a general comparison procedure for Medium Voltage - High Power multilevel converter topologies and semiconductors, which is mainly based on analysing the performance limits of the converters output characteristics such as the output voltage, current, active power, efficiency, etc. Afterwards, the general procedure is applied to compare some of the most relevant converter topologies oriented to a 6.6 kV drive application supplying quadratic torque loads and using 4.5 kV IGBT modules. The paper concludes evaluating the comparison factors of the different converter topologies and selected semiconductors obtained by the proposed procedure. The proposed procedure can potentially be extrapolated to any desired application framework.


Index Terms-Comparison Procedure, Medium Voltage (MV) - High Power Applications Converter, Multilevel Converters, Cascaded H-Bridge (CHB), Flying Capacitors (FC), Neutral Point Clamped (NPC), Semiconductors, Insulated Gate Bipolar Transistor (IGBT), AC Drives.

## I. Introduction

THE power converters evolution is a widely reported topic among the scientific community. The importance of Medium Voltage and High Power converters has increased spectacularly due to the introduction of power electronics in applications such as [1], [2]:

- Grid oriented applications [3], [4], [5] (transmission and distribution, power quality improvement, generation, renewable energies, etc.).
- Industrial applications [6], [7] (drives for pumps, fans, rolling mills, induction heating, high power rectifiers, etc.).
- Traction applications [8] (trains, electric vehicle, marine, etc.).
In fact, with the aim of satisfying all the different applications requirements for which those power converters are used, several converter topologies and semiconductors

Manuscript received November 9, 2010; revised January 21, 2011 and April 20, 2011. Accepted for publication July 4, 2011.

Copyright (c) 2011 IEEE. Personal use of this material is permitted. However, permission to use this material for any other purposes must be obtained from the IEEE by sending $a$ request to pubspermissions@ieee.org.
A. Sanchez-Ruiz, M. Mazuela, G. Abad and I. Baraia are with the Electronics and Computing Department, University of Mondragon, 20500 Mondragon, Spain (e-mail: asanchez@mondragon.edu; mmazuela@mondragon.edu; gabad@mondragon.edu; ibaraia@mondragon.edu).
S. Alvarez is with Ingeteam Technology S.A., 48170 Zamudio, Spain (e-mail: silverio.alvarez@ingeteam.com).
have been developed in recent years.
On the one hand, the silicon based existing semiconductors technology is in continuous development, in order to improve the performance of the components, increasing their voltage and current rating, reliability, modularity, etc. A clear trend in the recent evolution of the semiconductors imposed by the market demands has been the increase of their voltage rating. For instance, IGBT modules have reached experimentally the 8 kV of collectoremitter voltage ( $V_{c e}$ ) [9], while the IGBT press-packs have been uncovered as a good solution for 6.5 kV of $V_{c e}$ [10]. Moreover, 10 kV IGCTs have been also developed experimentally [11]. Nowadays, IGBTs and IGCTs are commercially available at a maximum voltage rating of 6.5 kV . Added to this, new semiconductor technologies are being developed, such as SiC based semiconductors [12] or diamond based ones [13].
On the other hand, considering the trend of using Voltage Source Converters (VSC) with increasing converter output voltage and power, the restriction of the classical two level converter imposed by the voltage rating of the semiconductors and the need of using semiconductors series connection, has lead to the development of multilevel topologies, [2], [6], [14], [15]. Although the most common topology is the 3 Level Neutral Point Clamped Voltage Source Converter (3L NPC VSC, [16]), emerging topologies are nowadays being treated, such as Flying Capacitor Converter (FC [17]), Stacked MultiCell Converter (SMC [18]), Modular Multilevel Converter (MMC [19]), Active Neutral Point Clamped Converter (ANPC [20]), etc.; each of them focused on strengthening different converters characteristics, in order to be used under different operating conditions.

Using those technological efforts, a wide range of commercial equipments offer is nowadays available in the market of the Medium Voltage and High Power applications [1], [7]. For instance, several equipment solutions can be found in the Industrial Drives market using different converter and semiconductor technologies. While some companies use the classical 3L NPC VSC with IGCTs, others apply this solution using IGBTs. Furthermore, other solutions like Cascaded H-Bridge, Current Source Converters and other topologies find a relevant place in the market [1]. However, neither the topology nor the semiconductor choice is straightforward, and each designer and company looks for its better trade-off taking into account technical, commercial, logistical and financial considerations.


Fig. 1. Simplified block diagram of the converter selection procedure.

From the technical point of view, the selection of a suitable topology or semiconductor for a specific application becomes relevant. With this aim, several procedures and comparisons have been exposed [8], [21], [22], [23], [24], [25]. Therefore, this paper serves a new proposed topology/semiconductor selection and comparison procedure oriented to high power converter topologies. Minimization of the procedure computational cost has been an additional consideration when developing it. Such a tool, added to the requirements of the application where the converter is going to be applied, gives an approximate comparison (real accuracy is not looked for) between the different studied solutions, and can set the guidelines in order to carry out a proper selection.

As an example of the applicability of the procedure, the comparison and analysis of six chosen converter topologies for a 6.6 kV drive supplying a quadratic torque load is served, using in all of them 4.5 kV HV IGBT modules. Among the selected high power converter topologies, some commercially well known [2] ones are selected, while other possible and non-commercial configurations are also considered. Three of the analyzed topologies deal with a common DC bus: the 3L NPC with 2 series-connected IGBTs, the 5 Level FC, and the 5 Level SMC. The other three topologies use three isolated DC sources: the 5 Level H-Bridge NPC (5L HB NPC), the 5 Level H-Bridge FC (5L HB FC), and the 5 Level H-Bridge Neutral Point Piloted (5L HB NPP).
The obtained results roughly summarize the advantages and disadvantages of each solution and help the designer to find out a trade-off on the topology selection according to its preferences and restrictions.

## II. Proposed Converter Comparison Procedure

The proposed procedure basic block diagram is graphically illustrated in Fig. 1. As it is shown, the core block of the procedure is the detailed simulation model of the converter and the load. To create the simulation model, the necessary inputs are: the characteristics of the semiconductor with its associated heat-sink, and the VSC topology under study together with its associated modulation pattern. Besides, the application where the converter is going to operate determines the operating conditions of the simulation model. The four inputs are completely dependent on each other. Hence, with all this information and based on an interactive simulation process, the converter comparison procedure determines the main output characteristics of the converter as a function of the semiconductors' switching frequency ( $f_{s w}$ ). These main output characteristics are:

- Output voltage $\left(V_{l l, r m s, l}=\mathrm{f}\left(f_{s w}\right)\right)$.
- Maximum output current $\left(I_{p h, r m s, I}=\mathrm{f}\left(f_{s w}\right)\right)$.
- Maximum converter output active power $\left(P_{c}=\mathrm{f}\left(f_{s w}\right)\right)$.
- Efficiency $\left(\eta=\mathrm{f}\left(f_{s w}\right)\right)$.

Nevertheless, it is important to remark that this analysis is only focused on the operation limits of the converter and its characteristics when carried to that limits. Other analyses, such as a deep study of cost or reliability, are excluded from this research work, [25].

Consequently, as it is demonstrated along this paper, the analysis of the output characteristics provided by the procedure for different considered inputs, (see Fig. 1), makes it possible to compare and conclude which solution is more suitable according to the designer criteria, under defined circumstances, needs and priorities.

The following sections introduce briefly the input and output characteristic data required and provided respectively by the proposed converter comparison procedure.

## A. Procedure Inputs

As Fig. 1 serves, four different procedure inputs can be differenced.

The first procedure input to define is the application where the comparison is going to be carried out, which defines the operating conditions, as well as the comparison framework for a pair topology-semiconductor. Among the operating conditions defined by the application, the intended output current $\left(I_{p h, r m s, I}\right)$, output voltage $\left(V_{l l, r m s, I}\right)$ modulation index $\left(m_{a}\right)$, output frequency $\left(f_{o}\right)$, power factor $(\cos \phi)$, etc can be found. Therefore, the comparison framework imposes the output characteristics to be optimized by the designer (available power, efficiency, THD, etc.).

Additionally, the selected semiconductors voltage rating and converter topology is carried out trading-off the maximum intended phase to phase voltage ( $V_{l, \text { max }}$ ) and the semiconductors blocking capability ( $V_{c e, s w}$ ). This maximum blocking voltage is directly influenced by the hardware construction; henceforth, the collector-emitter 100 FIT (Failure In Time rate) voltage ( $V_{\text {ce@100FIT }}$ ) will be considered as the maximum switching voltage $V_{c e, s w}$, [23]. Furthermore, special attention must be paid to the semiconductors switching and conducting characteristics, which together with the heat-sink and the cooling system ( $R_{t h}, Z_{t h}$ ), have a direct influence on the converter power losses and junction temperatures of semiconductors, thus, on the available output current.

Finally, each compared topology requires a certain number of semiconductors in order to provide the required output voltage. Therefore, the topology configuration, together with the number of the semiconductors and their disposition will define the final output characteristics of the converter.

## B. Simulation Model

Together with the converter topology, the modulation strategy must be settled in order to define the Simulation Model. Several modulation techniques can be applied for one specific topology. The choice of the modulation has a direct influence on the output voltage value and waveform quality (THDv-Total Harmonic Distortion or WTHDv Weighted Total Harmonic Distortion) [26], and even in converter power losses; but also in other possible functionalities of the converter that have not been taken into account, such as voltage balancing, common mode voltage reduction, etc. [27]. In addition, when implementing the modulation, restrictions such as dead-times $\left(t_{D T}\right)$, maximum-minimum conduction times $\left(t_{o n_{-} \max }\right.$ and $t_{o n_{-} \text {min }}$ respectively), etc. must be also considered, because their effect on the output characteristics of the converter (mainly $V_{l l}$ ) can be significantly important. Those times are defined according to the semiconductors switching characteristics, [28].

Moreover, the power losses of the semiconductors ( $P_{\text {loss }}$ ) and their equivalent thermal circuits $\left(R_{t h}, Z_{t h}\right)$ must be also included in the Simulation Model, in order to evaluate the semiconductors junction temperatures $\left(T_{j}\right)$ and, therefore, to identify the converter thermal limits. This evaluation is done by estimating the semiconductors power losses, as [29] and [30] demonstrate. Although an estimation inaccuracy may derive from the use of this type of estimators [31], the use of this philosophy is widely applied for pre-design analysis.

## C. Maximum Output Voltage Analysis

Among the output indicators evaluated by the procedure, the first one is the analysis of the output voltage ( $V_{l l}$ ) evolution with the switching frequency $\left(f_{s w}\right)$. This analysis is focused on two terms:

- The fundamental voltage evolution, $V_{l l, r m s, I}=\mathrm{f}\left(f_{s w}\right)$.
- And the output voltage quality evolution, given by their $T H D v=\mathrm{f}\left(f_{s w}\right)$ and $W T H D v=\mathrm{f}\left(f_{s w}\right)$ characteristics.
The $V_{l l, r m s, l}$ output characteristic is obtained simulating the converter at several switching frequency values and measuring the voltage fundamental component from its spectral analysis (FFT). Those $V_{l l, r m s, l} f_{s w}$ pairs are interpolated ( $V_{l l, r m s, l}=\mathrm{f}\left(f_{s w}\right)$ ) by a third order function, applying the Least Square (LS) Method. In this way, the fundamental voltage values at switching frequencies that have not been simulated can be derived using

$$
\begin{equation*}
V_{l l, r m s, 1}=k_{3} \cdot\left(f_{s w}\right)^{3}+k_{2} \cdot\left(f_{s w}\right)^{2}+k_{1} \cdot f_{s w}+k_{0} \tag{1}
\end{equation*}
$$

Following the same process, the output voltage $T H D v$ and $W T H D v$ [26] are obtained measuring the fundamental and harmonics value at different switching frequencies, applying:

$$
\begin{equation*}
T H D v[\%]=\frac{\sqrt{\sum_{h=2}^{\infty}\left(V_{h}\right)^{2}}}{V_{1}} \cdot 100, W T H D v[\%]=\frac{\sqrt{\sum_{h=2}^{\infty}\left(\frac{V_{h}}{h}\right)^{2}}}{V_{1}} \cdot 100 \tag{2}
\end{equation*}
$$

## D. Maximum Output Current Analysis

Besides, with the purpose of evaluating the output current ( $I_{p h, r m s, 1}$ ) evolution versus the switching frequency $\left(f_{s w}\right)$, the following two limits need to be considered:

- The semiconductor current thermal limit $\left(I_{p h, r m s, l}\right)$, which is imposed by the maximum admissible semiconductor junction temperature ( $T_{j, \text { max }}$ ). The $T_{j}$ of all the semiconductors of the converter must be evaluated in order to find out which component settles the thermal limit under the considered operating conditions.
- The maximum semiconductor current, restricted by its Safe Operating Area, is influenced by the semiconductor switching conditions (DC voltage, driving characteristics, parasitic elements, etc.). This limit is a constant value ( $I_{\text {max_SOA }}$ ) not influenced by the $f_{s w}$. This $I_{\text {max_SOA }}$ limits the whole converter output maximum current, henceforth, called:

$$
\begin{equation*}
I_{p h, r m s, 1, \max }=\frac{I_{\max \_S O A}}{\sqrt{2}} . \tag{3}
\end{equation*}
$$

In order to obtain the thermal output limit, the procedure shown in Fig. 2 is applied. The objective of those operations is to obtain the converter output current limits with as fewer simulations as needed.

The first assumption considers that the steady state semiconductor junction temperature evolution at fixed $I_{p h, r m s, l}$ shows a linear evolution when varying $f_{s w}$, (step 1 in Fig. 2), thus, it can be approximated by:

$$
\begin{equation*}
T_{j}\left(f_{s w}, I_{p h, r m s, 1}\right) \approx k_{5}\left(I_{p h, r m s, 1}\right)+k_{4}\left(I_{p h, r m s, 1}\right) \cdot f_{s w} . \tag{4}
\end{equation*}
$$

Consequently, simulating three $f_{s w}$ points per $I_{p h, r m s, l}$ value is more than enough to obtain the $T_{j}$ evolution ( $k_{5}$ and $k_{4}$ constants) for a fixed $I_{p h, r m s, 1}$ by the use of the Least Square Method (step2). After obtaining the $T_{j}=\mathrm{f}\left(f_{s w}\right)$ function, the definition of the maximum operating junction temperature ( $T_{j, \text { max }}$ ) of the semiconductors allows obtaining the whole converter $f_{s v, \text { max }}$ for a given $I_{p h, r m s, l}$ value (step 3 ) by solving the $f_{s w}$ in equation (4) at a $T_{j}$ equal to $T_{j, \text { max }}$. Note that for each $I_{p h, r m s, l}$ all the semiconductors of the topology have to be evaluated. From all this data only the most restrictive semiconductor junction temperature is annotated. Thus, repeating the procedure for a certain number of $I_{p h, r m s, l}$ values, several couples of $\left(f_{s w, \text { max }}, I_{p h, r m s, l}\right)$ are obtained (step 4).

After obtaining the ( $f_{s w, \text { max }}, I_{p h, r m s, I}$ ) points, those are interpolated to a third order function by means of the Least Square Method (step 5). This equation, $I_{p h, r m s, l}=\mathrm{f}\left(f_{s w}\right)$, represents the thermal limitation of the converter in terms of output current.

$$
\begin{equation*}
I_{p h, r m s, 1}=k_{9} \cdot\left(f_{s w}\right)^{3}+k_{8} \cdot\left(f_{s w}\right)^{2}+k_{7} \cdot f_{s w}+k_{6} . \tag{5}
\end{equation*}
$$

The use of five $\left(f_{s w, \max }, I_{p h, r m s, l}\right)$ simulations points provides a good computation vs error trade-off when obtaining $I_{p h, r m s, I}=\mathrm{f}\left(f_{s w}\right)$, This implies the need of only 15 simulations for the same procedure input conditions (see Fig. 1).

Finally, once the thermal limit is calculated, the limit imposed by the semiconductor SOA current limit ( $I_{p h, r m s, l, \text { max }}$ ) must be applied. Additionally, the switching frequency constraints ( $f_{s w, \text { min }}, f_{s w, \text { max }}$ ) limit the operating $f_{s w}$ range (step 6). All the four operating restrictions (thermal limit, $I_{p h, r m s, l, \text { max }}, f_{s w, \min }, f_{s w, \max }$ ) delimit the output current characteristic at the selected procedure inputs: $I_{p h, r m s, I}=\mathrm{f}\left(f_{s w}\right)$.

## E. Maximum Output Power Analysis

Once the output voltage and output current characteristics versus the switching frequency have been obtained, the maximum output power characteristic ( $P_{c}=\mathrm{f}\left(f_{s w}\right)$ ) can be calculated by evaluating both of them (1), (5) in the same $f_{s w}$ points. The maximum achievable output power is obtained by multiplication of the $V_{l l, r m s, l}=\mathrm{f}\left(f_{s w}\right)$ and $I_{p h, r m s, l}=\mathrm{f}\left(f_{s w}\right)$ calculated points, as serves

$$
\begin{equation*}
P_{c}=\sqrt{3} \cdot V_{l l, r m s, 1}\left(f_{s w}\right) \cdot I_{p h, r m s, 1}\left(f_{s w}\right) \cdot \cos \varphi \tag{6}
\end{equation*}
$$

Moreover, with the aim of introducing all the operating constraints, the switching frequency $\left(f_{s w, \min }, f_{s w, \max }\right)$ and the maximum output active power ( $P_{c, \text { max }}=\mathrm{f}\left(f_{s w}\right)$ ) limits must be applied. The $P_{c, \text { max }}$ can be defined as follows:

$$
\begin{equation*}
P_{c, \text { max }}=\sqrt{3} \cdot V_{l l, r m s, 1}\left(f_{s w}\right) \cdot I_{p h, r m s, 1, \text { max }} \cdot \cos \varphi . \tag{7}
\end{equation*}
$$



Fig. 2. Process illustration for the generation of the $I_{\text {ph,rms }, 1}=\mathrm{f}\left(f_{s w}\right)$ converter characteristic.

Therefore, with no extra simulations, the converter power limit can be evaluated: $P_{c}=\mathrm{f}\left(f_{s w}\right)$; completing the third indicator proposed in Fig. 1.

## F. Efficiency Analysis

The silicon efficiency analysis $\eta=\mathrm{f}\left(f_{s w}\right)$ is derived from the evaluation of the total semiconductor power losses $P_{\text {loss }}=\mathrm{f}\left(f_{s w}\right)$ and the maximum output power $P_{c}=\mathrm{f}\left(f_{s w}\right)$ characteristic:

$$
\begin{equation*}
\eta=\left(\frac{P_{c}\left(f_{s w}\right)}{P_{c}\left(f_{s w}\right)+P_{\text {loss }}\left(f_{s w}\right)}\right) \cdot 100[\%] . \tag{8}
\end{equation*}
$$

While the $P_{c}=\mathrm{f}\left(f_{s w}\right)$ characteristic is already derived, additional calculations are needed for derivation of $P_{\text {loss }}=\mathrm{f}\left(f_{s w}\right)$. Thus, when applying the process for the current limits calculation (steps 1 to 4 of Fig. 2) and semiconductors $T_{j}$ is evaluated, the total semiconductors power losses measurements are carried out, as the $\eta$ calculating process illustrates (steps 1 to 4 of Fig. 3). Similarly to the Maximum Output Current Analysis, subsection II.D, five ( $P_{\text {loss }} f_{s w, \max }$ ) points are calculated and interpolated in order to obtain the $P_{\text {loss }}=\mathrm{f}\left(f_{s w}\right)$ characteristic of the converter (step 5 of Fig. 3):

$$
\begin{equation*}
P_{l o s s}=k_{13} \cdot\left(f_{s w}\right)^{3}+k_{12} \cdot\left(f_{s w}\right)^{2}+k_{11} \cdot f_{s w}+k_{10} . \tag{9}
\end{equation*}
$$

To conclude the evaluation of (8), the converter power losses ratio ( $r_{\text {Ploss }}$, depicted in step 6), and the ideal efficiency (step 7) are evaluated. Finally, applying the $P_{c, \text { max }}$ restrictions (step 6, Fig. 2), the final silicon efficiency characteristic of the converter, $\eta=\mathrm{f}\left(f_{s w}\right)$ is provided (step 8 ).

Note that this efficiency characteristic is only an indicative of the total semiconductors' power losses. The converter efficiency can be considerably different if other power losses of the converter are evaluated and considered (passive component losses, auxiliary losses, etc.).

## G. Other Characteristics

Apart from the given results, mostly focused on the voltage quality and semiconductor power losses, many more several characteristics should be taken into account when trying to offer as much realistic comparison as possible. Among those characteristics, this study considers three additional main converter features that do have a direct influence on the cost and reliability of the converter:

- The stored energy is proportional to the number of inductances and capacitors used in a defined converter topology. The higher the stored energy, the bigger the volume of the converter generally is.
- The number of semiconductors needed has a direct influence on the cost and complexity of the converter. In general, if a comparison of converters with the same chosen semiconductor is done, a higher number of semiconductors may mean less reliability. If a converter comparison is made by the use of different $V_{c e}$ semiconductors, the total installed switch power $\left(S_{S}\right)$ is recommended to be equal, in order to obtain a proper reliability characteristic, [22]. Moreover, the


Fig. 3. Process illustration for the generation of the $\eta=\mathrm{f}\left(f_{s w}\right)$ converter characteristic.
serialized components might reduce the reliability of the converter due to the extra circuits needed.

- Finally, another interesting characteristic is the power losses distribution among the semiconductors. A balanced distribution of power losses among all the semiconductors means a better semiconductor utilization ratio. This assumption supposes obtaining higher output power capability with the same installed power. However, if the same semiconductor is used for all the topologies, the $P_{c} / S_{S}$ ratio is clearly seen in the number of semiconductors needed by each topology.

It is important to remark that some other elements not taken into account is this study, may also have noticeable influence on the converter reliability, [25].

## III. COMPARISON FRAMEWORK

Once the proposed procedure is presented, the selected converter topologies are going to be studied under a specific comparison framework. Therefore, the load characteristics, the semiconductor-heat-sink specifications and the modulation considerations need to be defined.

## A. Procedure Input Data (Semiconductors, Heat-sinks and Load Characteristics)

As introduced, the served comparison framework is focused on the selection of a 6.6 kV converter topology, always using 4.5 kV HV IGBT modules. The same semiconductors are used in all the considered topologies. Moreover, the selected application is an adjustable speed drive applied to supply quadratic loads such as fans, pumps, blowers, etc. [2], [32]. The main characteristic of this type of loads is the quadratic torque-speed load relationship ( $T=k_{14} \cdot \omega^{2}$ ), where the worst operating point for the semiconductors is identified to be when the maximum output voltage and current (maximum output active power) is supplied by the converter (maximum torque, maximum speed). At this operating point, the output frequency $f_{o}$ is considered to be 60 Hz , and the power factor $\cos \phi=0.85$ (typical approximate value for a high power induction machine).

Table I
Selected Semiconductors
MODULE REFERENCE (ABB)

|  | MODULE REFERENCE (ABB) |  |
| :--- | :---: | :---: |
| IGBT1 | 5SNA1000G450300 | $4.5 \mathrm{kV} / 1 \mathrm{kA}$ |
| IGBT2 | 5SNA1200G450300 | $4.5 \mathrm{kV} / 1.2 \mathrm{kA}$ |
| DIODE | 5SLD0650J450300 | $4.5 \mathrm{kV} / 2 \times 650 \mathrm{~A}$ |

TABLE II
IGBT and Diode Module Heat-sinks' Characteristics

| GBBT AND DIODE MODULE HEAT-SINKS ${ }^{\prime}$ CHARACTERISTICS |  |  |
| :---: | :---: | :---: |
|  | IGBT MODULE | DIODE MODULE |
| $\boldsymbol{R}_{\text {thl, }, \text {-a }}$ | $5.2^{\circ} \mathrm{C} / \mathrm{kW}$ | $7.6^{\circ} \mathrm{C} / \mathrm{kW}$ |
| MODULE DIMENSIONS | $140 \times 190 \mathrm{~mm}$ | $140 \times 130 \mathrm{~mm}$ |

Two commercial HV IGBT modules (see Table I) are selected to carry on the comparison of the topologies. Both of them are 4.5 kV HV IGBTs, with 1 kA and 1.2 kA of maximum collector current $I_{c, \text { max }}$, respectively. The 100 FIT voltage of both components is 2.8 kV . Furthermore, an
additional diode module is also chosen for the topologies that need the use of clamp diodes. For a clearer topology comparison (see subsection II.G), neither other semiconductor types (IGCTs, low voltage IGBTs, etc.), nor other $V_{c e}$ IGBTs are considered. It is remarkable to say that only the serialization of a maximum of two semiconductors is considered, being the semiconductors parallelization out of the scope of this work.

Each module is cooled using its own associated watercooled heat-sink. The heat-sink thermal resistances for the IGBT and diode modules are given in Table II.
The voltage rating of the selected semiconductors has a direct consequence on the selection of the converter topologies to be compared in order to attain the intended 6.6 kV output voltage (see section IV). The topology selection on this paper basically seeks to study and compare the classical NPC and FC converter families and a more innovative family such as the SMC family. In this way possible commercial converter configurations, [1], are compared with other alternative topologies found in the literature. Thus, within these three main converter families, and considering the capability to arrange different number of levels and H-Bridge dispositions, six different possible configurations are chosen, all of them providing 6.6 kV output voltage with the selected semiconductors.

## B. Simulation Considerations

The simulation model is created according to the operating conditions imposed by the defined input data of the procedure. Nevertheless, several simplification assumptions are introduced in the model considering that their impact on the final comparison result is negligible. The following paragraphs summarize the most relevant simulation model considerations adopted in this analysis:

- The semiconductors are modeled as ideal switches. Even the serialization of the semiconductors is assumed to be ideal.
- The DC bus voltage is modeled as ideal DC voltage sources. Hence, the effects of the voltage ripple and unbalance is not treated in the operation of the converter.
- The load is modeled by means of ideal AC current sources. Thus, the output current ripple is not taken into consideration. The load power factor is defined by the phase displacement between the converter voltage reference and the ideal sinusoidal output currents.
- The converter is controlled in open loop using scalar Pulse Width Modulation (PWM) with third harmonic injection, aiming to obtain the maximum converter output voltage ( $V_{l l}$ ) for a given DC bus voltage ( $V_{D C}$ ) [26].
- The modulation index $\left(m_{a}\right)$ is assumed to be as served (where $V_{D C}$ is the total DC bus voltage) [26]:

$$
\begin{equation*}
m_{a}=\frac{2 \cdot \sqrt{2}}{\sqrt{3}} \cdot \frac{V_{l l, r m s, 1}}{V_{D C}} . \tag{10}
\end{equation*}
$$

- Switching frequency $f_{s w}$ constraints are considered in the modulation. The minimum $f_{s w}$ limit, $\left(f_{\text {min }}\right)$, is fixed
in order to guarantee a proper controller bandwidth according to the maximum converter output frequency $\left(f_{o \text {, max }}\right)$. The ratio $f_{\text {min }} / f_{o \text {, max }}$ is fixed to 10 ,

$$
\begin{equation*}
f_{\min }=10 \cdot f_{o, \max }, \tag{11}
\end{equation*}
$$

leading to minimum switching frequency of 600 Hz . The hypothetical maximum $f_{s w}$ value to be analyzed $\left(f_{\max }\right)$, is initially defined in relation with the controller cycle time $t_{C T}$ (task period),

$$
\begin{equation*}
f_{\max }=1 /\left(2 \cdot t_{C T, \max }\right) \tag{12}
\end{equation*}
$$

For a conservative controller cycle time of $t_{C T}=250 \mu \mathrm{~s}$, the $f_{\text {max }}$ values corresponds to 2 kHz . Although this maximum switching frequency may result too high for a classical MV - HP drive, the results obtained might be useful in applications where a power derate can be assumed in order to comply with harmonic standards.

- The ideal modulation pattern is combined with the addition of a minimum conduction and blocking times sum $\left(t_{o_{n} \text { off_ } \min }=30 \mu \mathrm{~s}\right)$ of the semiconductors and a dead time ( $t_{D T}=20 \mu \mathrm{~s}$ ) in order to consider the realistic output voltage characteristic of the converter. Those values do not change with $f_{s w}$. The $t_{o n \_ \text {off } \min }$ ensures to complete properly the switching transitions of the devices and keep them in a stable state (either conducting or blocking) for a minimum amount of time. Furthermore, the $t_{D T}$ guarantees that two complementary devices are not conductive at the same time during the switching transitions avoiding DC bus short-circuits, [28].
- In order to derive the thermal limits of the converter with the selected semiconductors, the first step is to estimate their power losses. The power losses on each semiconductor of each topology must be evaluated, although for simplicity it has been considered that there exists power losses distribution symmetry among all the phase legs and within a phase leg. Therefore, only the semiconductors of one phase are evaluated. With that aim, an experimentally validated tool, such as the Universal Power Losses Estimator for VSC topologies presented in [30] has been adapted and implemented in the simulation model. The on-state power losses $\left(P_{\text {cond }}\right)$ and switching semiconductor energy losses ( $E_{o n}$ and $\left.E_{o f f}\right)$ are evaluated and averaged every switching period $T_{s w}$, according to semiconductors on-state $\left(V_{c e}\left(I_{c}\right)\right)$ and switching ( $E_{o n}\left(I_{c}\right)$ and $E_{o f f}\left(I_{c}\right)$ ) characteristics and the converter operation conditions ( $V_{D C}, I_{p h, r m s, l}, m_{a}, f_{s w}$ ). The applied semiconductors on-state $\left(V_{c e}\left(I_{c}\right)\right)$ and switching $\left(E_{o n}\left(I_{c}\right)\right.$ and $\left.E_{o f f}\left(I_{c}\right)\right)$ characteristics have been modeled using second order functions:

$$
\begin{gather*}
P_{\text {cond }}\left(I_{c}\right)=V_{\text {CE }}\left(I_{c}\right) \cdot I_{c}=k_{17} \cdot I_{c}{ }^{3}+k_{16} \cdot I_{c}{ }^{2}+k_{15} \cdot I_{c}  \tag{13}\\
E_{\text {on }}\left(I_{c}\right)=k_{20} \cdot I_{c}{ }^{2}+k_{19} \cdot I_{c}+k_{18}  \tag{14}\\
E_{o f f}\left(I_{c}\right)=k_{23} \cdot I_{c}{ }^{2}+k_{22} \cdot I_{c}+k_{21} . \tag{15}
\end{gather*}
$$

- In addition to the power losses estimator, a steady-state thermal model $\left(R_{t h}\right)$ is used in order to get the average junction temperatures $T_{j}$ of the semiconductors, thus, the transient thermal model $\left(Z_{t h}\right)$ has not been modeled.

The reason of this assumption is that the operation at 60 Hz allows neglecting the $T_{j}$ ripple around its average value. $110^{\circ} \mathrm{C}$ is chosen as the maximum admissible junction temperature ( $T_{j, \text { max }}$ ), whereas the ambient (water) temperature $T_{a}$ is fixed to $45^{\circ} \mathrm{C}$.

## IV. Studied Converter Topologies

As introduced, six converter topologies are studied in this paper. Those six converter configurations are briefly explained below, adapting to each of them a PWM modulation.

Table III summarizes the output voltage characteristics of the six studied topologies. First of all, the relationship between the phase to DC bus middle point voltages $\left(V_{X 0}\right)$, the apparent switching frequencies ( $f_{l c b}$, first carrier band) and the semiconductors switching frequencies $\left(f_{s w}\right)$ are served. Additionally, the number of levels of the $V_{X 0}$ and $V_{l l}$ is summarized.

## A. Full DC Bus Topologies

Three of the studied converters are formed by a full DC bus of 11.2 kV , which is shared into two half DC buses of $5.6 \mathrm{kV}\left(V_{D C} / 2\right)$ by means of capacitors $\left(\mathrm{C}_{1}, \mathrm{C}_{2}\right)$, supplying the three converters legs. The three full DC converters are illustrated in Fig. 4.

The first of those three is the 3L NPC topology [16], Fig. 4a, which is a very well known topology, widely applied in the MV Drives market and commercially available at several AC voltage levels [1]. In order to use this topology for a 6.6 kV drive, the series connection of at least 2 semiconductors is required. The $V_{X 0}$ voltage comprises three switching levels of amplitude $V_{D C} / 2$.

The second full DC bus studied topology is the 5L FC (Fig. 4b). Although, up to nowadays, there is no available commercial equipment applying this topology, it may result interesting to reveal the possibilities offered by this converter. Each of this converter phase leg contains four switching cells and three flying capacitors charged at different voltages $\left(\mathrm{C}_{3} \mathrm{x}\left(3 \cdot V_{D C} / 4\right), \mathrm{C}_{4} \mathrm{x}\left(V_{D C} / 2\right), \mathrm{C}_{5} \mathrm{x}\right.$ $\left.\left(V_{D C} / 4\right)\right)$. The voltage of each switching cell is limited by the voltage of their adjacent capacitors to $V_{D C} / 4=2.8 \mathrm{kV}$. Additionally, the triangular carriers of every switching cell are $90^{\circ}$ phase shifted. As result, the output phase voltage has five voltage levels with voltage steps of $V_{D C} / 4$.

Finally, the last analyzed VSC of the mentioned type, is the SMC 2 x 2 (Stacked MultiCell 2 cellules, 2 rows) or 5L SMC topology (Fig. 4c), [18]. The converter philosophy consists of joining basic commutation cells, each one formed by a two-level converter ( $\left.T / \mathrm{D}_{1 \mathrm{~L}_{-} 1}, \mathrm{~T} / \mathrm{D}_{1 L_{2}}, \mathrm{~T} / \mathrm{D}_{2 \mathrm{H}}\right)$. In fact, in this topology, the switches of the first cellule $\left(T / D_{1 L_{-} 1}-T / D_{1 L_{-} 2}, T / D_{2 L}-T / D_{2 H}\right.$ and $\left.T / D_{3 H_{-} 1}-T / D_{3 H_{-} 2}\right)$ are arranged between the main DC bus capacitors and two intermediate flying capacitors ( $\left.\mathrm{C}_{1} \mathrm{x}, \mathrm{C}_{2} \mathrm{x}\right)$ charged at $V_{D C} / 4=2.8 \mathrm{kV}$. In this case, the upper and lower equivalent switches of each cellule require the series association of two switches, (e.g. $T / D_{1 L_{-} 1}-T / D_{1 L_{-} 2}$ and $T / D_{3 H_{-}-}-T / D_{3 H_{-} 2}$ in the left side cellule), and the central equivalent switches require the anti-series association (4-segments switch, current and voltage bidirectional) of two 3 -segments switches, (e.g.
$\mathrm{T} / \mathrm{D}_{2 \mathrm{H}}-\mathrm{T} / \mathrm{D}_{2 \mathrm{~L}}$ in the left side cellule). The same semiconductor arrangement applies to the following cellule. In order to carry out the semiconductors modulation, phase shifted and level shifted triangular carriers are used, as explained in [18]. Consequently, the $V_{X 0}$ voltage contains five voltage levels with voltage steps of 2.8 kV .

## B. H-Bridge Topologies

Besides, three other VSC topologies supplied by three independent isolated DC buses, ( $V_{D C}=5.6 \mathrm{kV}$, two $\mathrm{C}_{1 \_\mathrm{x}}$ and $\mathrm{C}_{2} \mathrm{x}$ capacitors of 2.8 kV ), are studied. Each single phase is composed by an H-Bridge. The three $V_{X_{-} b}$ output-ends of
each H -Bridge are joined together, forming the artificial $Z_{H B}$ neutral point, whereas the other H -Bridge output ends supply the three phase load. The three H -Bridge topologies configurations are illustrated in Fig. 5. In all cases the unipolar PWM modulation principle is applied, [26].

The first of those three topologies is the here named 5L HB NPC, served in Fig. 5a, [33], which is commercially available [1]. This configuration consists of the association of two 3L NPC legs forming a H-Bridge configuration per output phase, avoiding the series connection of semiconductors. Using this topology, five $V_{D C} / 2$ voltage steps per H-Bridge are obtained.
b)

c)


Fig. 4. Studied Full DC Bus VSC topologies. (a) 3L NPC - 2 IGBTs in Series. (b) 5L FC. (c) 5L SMC.


Fig. 5. Studied H-Bridge VSC topologies. (a) 5L HB NPC. (b) 5L HB FC. (c) 5L HB NPP.

The second topology, the 5L HB FC configuration (Fig. 5b), is formed by two 3 L FC arms in H-Bridge configuration, [34]. Each 3L FC phase arm contains two switching cells and a flying capacitor charged at $V_{D C} / 2$. In this case, the modulation voltage reference is compared with two $90^{\circ}$ phase-shifted triangular carriers in order to generate the semiconductor gate signals of each phase leg, [34]. Therefore, the resulting H-Bridge output voltage comprises five voltage levels with voltage steps of $V_{D C} / 2$.

To finish with the H-Bridge topologies, the 5L HB NPP is studied (Fig. 5c), which uses two 3L NPP (Neutral Point Piloted) arms, forming the H-Bridge, [35]. The 3L NPP is also referenced as SMC 1x2, [18]. Therefore, as a variant of the SMC converters, the operation of each cell is similar to the one explained for the cells of the 5L SMC in subsection IV.A. This operating principle results in an HBridge output voltage with five voltage levels of $V_{D C} / 2$ amplitude.

Table III
Output Voltage Characteristics of the Studied Topologies

|  | 3L | 5L | 5L | 5L HB | 5L HB | 5L HB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | NPC | FC | SMC | NPC | FC | NPP |
|  | 1 | 4 | 2 | 2 | 4 | 2 |
| $\boldsymbol{f}_{\text {Icb }} / \boldsymbol{f}_{s w}$ | 3 | 5 | 5 | 5 | 5 | 5 |
| $\boldsymbol{V}_{X 0} \mathbf{N}^{\circ}$ LeVELS | 3 | 9 | 9 | 9 | 9 | 9 |
| $\boldsymbol{V}_{l l} \mathbf{N}^{\circ}$ Levels | 5 |  |  |  |  |  |

## V. Output Voltage Analysis

This section provides the application of the maximum output voltage analysis (section II.C), for the comparison of the selected converters (section IV), in the framework explained in section III.

## A. Fundamental Component: $V_{l l, r m s, 1}=f\left(f_{s w}\right)$

Firstly, the fundamental component of the output voltage ( $V_{l l, r m s, l}$ ) versus the switching frequency of the semiconductors $\left(f_{s w}\right)$ is presented.

Fig. 6 shows the obtained characteristic for each topology. It can be noticed that the 5L HB NPC and 5L HB NPP have exactly the same $V_{l l, r m s, l}$ vs $f_{s w}$ characteristics and very similar to the ones of the 3L NPC and 5L SMC topologies. All these topologies present a maximum approximately at 1 kHz . In the same way, the characteristics of the 5L FC and the 5L HB FC topologies are very close each other and reach a maximum at the lowest switching frequency $f_{s w}=600 \mathrm{~Hz}$. Above 1 kHz all the topologies show a decrease of the output voltage with the increase of the switching frequency. This effect is related to the influence of the minimum conduction and blocking time ( $t_{\text {on_off min }}$ ) and the dead time $\left(t_{D T}\right)$, and it is more remarkable in the FC topologies since all the switching cells operate in commutation permanently showing the highest apparent output frequency $\left(f_{\text {Icb }}=4 \cdot f_{s w}\right)$.


Fig. 6. Fundamental output voltage $\left(V_{l l . r m s, l}\right)$ vs switching frequency $\left(f_{s w}\right)$ for the studied topologies: $f_{o}=60 \mathrm{~Hz}, m_{a}=1.15, \cos \varphi=0.85, V_{\text {cesw }}=2.8 \mathrm{kV}$.

## A. Voltage Quality

Furthermore, the voltage quality of each topology is evaluated in terms of voltage Total Harmonic Distortion (THDv) and Weighted Total Harmonic Distortion ( $W T H D v$ ).

Fig. 7 shows the evolution with the $f_{s w}$ of the $V_{l l, r m s, l}$ $T H D v$ provided by each studied topology. On the one hand, it can be noted that the 5L FC topology shows the lowest $T H D v$ at $f_{s w}=600 \mathrm{~Hz}$, but the 5 L SMC and the 5L HB NPP show the lowest THDv in most of the $f_{s w}$ range, which is related to their higher $V_{l l, r m s, l}$ and a $f_{l c b}=2 \cdot f_{s w}$. On the other hand, the 3L NPC topology shows the highest $T H D v$ value. Additionally, in all topologies, the $T H D v$ value increases with the $f_{s w}$, which is explained by the fact that the $V_{l l, r m s, l}$ decreases with the $f_{s w}$ and the harmonics remain nearly the same.

Concerning the $W T H D v$, Fig. 8, each topology presents a minimum value at different $f_{s w}$. The FC topologies provide lower $W T H D v$ in the low $f_{s w}$ range, whereas at higher $f_{s w}$ values the 5L SMC, 5L HB NPC and 5L HB NPP present a better behavior. Again, this fact is explained by the reduction of the $V_{l l, r m s, l}$ with the $f_{s w}$ in all topologies and more remarkably in the FC topologies.


Fig. 7. Output voltage $\left(V_{l l . r m s, l}\right) T H D v$ vs switching frequency $\left(f_{s w}\right)$ for the studied topologies: $f_{o}=60 \mathrm{~Hz}, m_{a}=1.15, \cos \varphi=0.85, V_{c e, s w}=2.8 \mathrm{kV}$.


Fig. 8. Output voltage $\left(V_{l l . r m s, l}\right) W T H D v$ vs switching frequency $\left(f_{s w}\right)$ for the studied topologies: $f_{o}=60 \mathrm{~Hz}, m_{a}=1.15, \cos \varphi=0.85, V_{c e, s w}=2.8 \mathrm{kV}$.

## VI. Output Current Analysis

This section presents the maximum output current analysis of the selected topologies. Hence, according to the procedure explained in chapter II.D, the $I_{p h, r m s, I}=\mathrm{f}\left(f_{s w}\right)$ characteristics are obtained.

Fig. 9 and Fig. 10 show the $I_{p h, r m s, I}=\mathrm{f}\left(f_{s w}\right)$ characteristics for IGBT1 and IGBT2, respectively. Moreover, the four limiting constraints (thermal limits, $I_{p h, r m s, 1, \max }, f_{\min }, f_{\max }$ ) are illustrated, defining the attainable $I_{p h, r m s, l}$ versus $f_{s w}$ operating area of the converters. Among the six studied topologies, in terms of output current, they can be divided in 3 groups: the NPC (3L NPC, 5L HB NPC), the FC (5L HB FC, 5L FC) and the SMC (5L HB NPP, 5L SMC) topologies. On each group, the concerning topologies reveal the same output current behavior $I_{p h, r m s, I}=\mathrm{f}\left(f_{s w}\right)$.

Analyzing the results, the SMC topologies clearly provide the best current performance, due to the reduction in the switching losses of the serialized semiconductors (the most critical ones), which operate at half the $V_{\text {ce@100FIT }}$ $\left(V_{c e, s w}=V_{c e @ 100 F I T} / 2\right)$ instead of the whole 100 FIT voltage for the rest of the topologies. After the SMC topologies, the NPC topologies present a better output current characteristic, although they are quite close to the characteristic of the FC topologies at low $f_{s w}$.

Comparing the characteristics provided both IGBTs (Fig. 9 and Fig. 10) at a defined $f_{s w}$ (Fig. 11), it is remarkable that IGBT1 provides slightly better thermal limit characteristic than IGBT2. This is explained by the fact that with those IGBTs the switching losses are dominant to the conduction losses, presenting IGBT1 lower switching losses characteristic than IGBT2. Therefore, the capability of conducting more current is penalized with high power losses. Nevertheless, at low switching frequencies or when the switching losses are not dominant, the output current limit is imposed by the semiconductors $I_{\max \text { _SOA }}$, and not by the thermal limit, which reveals the interest of considering the use of IGBT2 to increase the converter output current. This fact is noticeable in the SMC topologies, where the output current SOA limit is dominant at higher $f_{s w}$ values.


Fig. 9. $I_{p h, r m s, ~}=\mathrm{f}\left(f_{s w}\right)$ for all the studied topologies. $f_{o}=60 \mathrm{~Hz}, m_{a}=1.15$, $\cos \varphi=0.85, V_{c e, s w}=2.8 \mathrm{kV}, T_{j, \max }=110^{\circ} \mathrm{C}$. IGBT1 $\left(V_{c e}=4.5 \mathrm{kV} / I_{c}=1 \mathrm{kA}\right)$.


Fig. 10. $I_{p h, r m s, l}=\mathrm{f}\left(f_{s w}\right)$ for all the studied topologies. $f_{o}=60 \mathrm{~Hz}, m_{a}=1.15$, $\cos \varphi=0.85, V_{c e, s w}=2.8 \mathrm{kV}, T_{j, \max }=110^{\circ} \mathrm{C}$. IGBT2 $\left(V_{c e}=4.5 \mathrm{kV} / I_{c}=1.2 \mathrm{kA}\right)$.
 $(600 \mathrm{~Hz}$ and 1 kHz$)$ for IGBT1 and IGBT2.

For instance, at $f_{s w}=1 \mathrm{kHz}$, IGBT2 allows an output current of $I_{p h, r m s, l}=848.5 \mathrm{~A}$ compared to the $I_{p h, r m s, l}=707.1 \mathrm{~A}$ of IGBT1 for the SMC topologies. However, IGBT1 provides slightly higher output current than IGBT2 for the NPC and FC topologies. At 600 Hz , the current limit for all the topologies with IGBT1 is fixed by its $I_{p h, r m s, 1, \max }=707.1 \mathrm{~A}$, whereas with IGBT2 only the SMC and NPC topologies provide considerably higher current, $I_{p h, r m s, l}=848.5 \mathrm{~A}$ and $I_{p h, r m s, l}=750.2 \mathrm{~A}$ respectively. Notice that for the SMC topologies, IGBT1 and IGBT2 have the same current limit at 600 Hz as at 1 kHz because in both cases the limit is fixed by the $I_{p h, r m s, l, \max }$.


Fig. 12. $P_{c}=\mathrm{f}\left(f_{s w}\right)$ for all the studied topologies. $f_{o}=60 \mathrm{~Hz}, m_{a}=1.15$, $\cos \varphi=0.85, V_{c e, s w}=2.8 \mathrm{kV}, T_{j, \max }=110^{\circ} \mathrm{C}$. IGBT1 ( $\left.V_{c e}=4.5 \mathrm{kV} / I_{c}=1 \mathrm{kA}\right)$.


Fig. 13. $P_{c}=\mathrm{f}\left(f_{s w}\right)$ for all the studied topologies. $f_{o}=60 \mathrm{~Hz}, m_{a}=1.15$, $\cos \varphi=0.85, V_{c e, s w}=2.8 \mathrm{kV}, T_{j, \max }=110^{\circ} \mathrm{C}$. IGBT2 $\left(V_{c e}=4.5 \mathrm{kV} / I_{c}=1.2 \mathrm{kA}\right)$.


Fig. 14. Topologies attainable output power $P_{c}$ at two specific $f_{s w}(600 \mathrm{~Hz}$ and 1 kHz ) for IGBT1 and IGBT2.

## VII. Output Power Analysis

Once the output voltage (section V) and output current (section V.A) characteristics for each converter topology are obtained, the converter output power characteristics $P_{c}=\mathrm{f}\left(f_{s w}\right)$ is derived (section II.E).

Fig. 12 and Fig. 13 serve the output power limits for the six studied topologies. Converters response is divided in three main groups in the same way as the current evolves. As depicted in Fig. 12 (IGBT1), all the power characteristics are limited by the $P_{c, \text { max }}\left(I_{p h, r m s, l, \text { max }}\right)$ limit in the lower switching frequency range. However, with IGBT2, Fig. 13, only the SMC topologies allow reaching the $P_{c, \text { max }}$ limit of the semiconductor. In the rest of the topologies the thermal limit is the most restrictive limit.

This means that for both semiconductors, the SMC family provides the maximum power among the studied topologies, followed by the NPC topologies and finally the FC topologies. Fig. 14 summarizes the output power attainable values for all topologies with IGBT1 and IGBT2 at two defined switching frequencies, $f_{s w}=600 \mathrm{~Hz}$ and $f_{s w}=1 \mathrm{kHz}$. The maximum output power values are provided by the 5L SMC (9.282MW) and 5L HB NPP (9.132MW) at both switching frequencies ( $P_{c, \text { max }}$ limit) with IGBT2. At $f_{s w}=600 \mathrm{~Hz}$, all the topologies provide more power with IGBT2. However, at $f_{s w}=1 \mathrm{kHz}$, the NPC and FC topologies can provide more power with IGBT1 rather than with IGBT2.

## VIII. Efficiency Analysis

In order to complete the topologies evaluation, the efficiency characteristic $\eta=\mathrm{f}\left(f_{s w}\right)$ of each one is obtained for the semiconductors in consideration, sub-section II.F.


Fig. 15. $\eta=\mathrm{f}\left(f_{s w}\right)$ for all the studied topologies. $f_{o}=60 \mathrm{~Hz}, m_{a}=1.15$, $\cos \varphi=0.85, V_{c e, s w}=2.8 \mathrm{kV}, T_{j, \max }=110^{\circ} \mathrm{C}$. IGBT1 ( $\left.V_{c e}=4.5 \mathrm{kV} / I_{c}=1 \mathrm{kA}\right)$. IGBT2


Fig. 16. $\eta=\mathrm{f}\left(f_{s w}\right)$ for all the studied topologies. $f_{o}=60 \mathrm{~Hz}, m_{a}=1.15$, $\cos \varphi=0.85, V_{c e, s w}=2.8 \mathrm{kV}, T_{j, \max }=110^{\circ} \mathrm{C}$. IGBT2 $\left(V_{c e}=4.5 \mathrm{kV} / I_{c}=1.2 \mathrm{kA}\right)$.

Fig. 15 and Fig. 16 show the efficiency characteristic of the studied topologies with IGBT1 and IGBT2. In the most part of the $f_{s w}$ range, the efficiency performance of the different topologies follows the same tendency as the output power characteristics. The best efficiency evolution with the
$f_{s w}$ is provided by the 5L SMC and 5L HB NPP; although at low switching frequencies, the NPC topologies show a slightly higher efficiency. Nevertheless, at those low switching frequencies, the efficiency difference among the topologies is not very relevant and in all the cases its value is around $99 \%$.

As with the output power characteristic, IGBT2 only provides better efficiency in the lower frequency range. For all the topologies, above a certain switching frequency, IGBT1 allows obtaining better efficiency ratios.

> TABLE IV

CAPACITORS REQUIREMENT FOR EACH TOPOLOGY ( $10 \%$ PEAK TO PEAK

| TOPOLOGY | Capacitors Values | Energy | RMS Current |
| :---: | :---: | :---: | :---: |
| 3L NPC | $2 \mathrm{XC}=0.94 \mathrm{MF}-5.6 \mathrm{KV}$ | 29.5 KJ | $\begin{aligned} & \mathrm{I}_{\mathrm{C} 1}=282 \mathrm{~A} \\ & \mathrm{I}_{\mathrm{C} 2}=220 \mathrm{~A} \end{aligned}$ |
| 5L FC | $\begin{gathered} 3 \mathrm{xC}=0.78 \mathrm{mF}-2.8 \mathrm{KV} \\ 3 \mathrm{xC}=0.78 \mathrm{mF}-5.6 \mathrm{KV} \\ 3 \mathrm{xC}=0.78 \mathrm{mF}-8.4 \mathrm{KV} \\ 1 \mathrm{xC}=0.78 \mathrm{mF}-11.2 \mathrm{KV} \end{gathered}$ | 176KJ | $\begin{gathered} \mathrm{I}_{\mathrm{C} 1}=294 \mathrm{~A} \\ \mathrm{I}_{\mathrm{C} 2}=294 \mathrm{~A} \\ \mathrm{I}_{\mathrm{C}]_{2}}=268 \mathrm{~A} \\ \mathrm{I}_{\mathrm{C} L_{-}}=258 \mathrm{~A} \\ \mathrm{I}_{\mathrm{C} 5_{-} \mathrm{X}}=240 \mathrm{~A} \end{gathered}$ |
| 5L SMC | $\begin{gathered} 2 \mathrm{xC}=2 \mathrm{MF}-5.6 \mathrm{KV} \\ 6 \mathrm{xC}=1.3 \mathrm{MF}-2.8 \mathrm{KV} \end{gathered}$ | 93 KJ | $\begin{gathered} \mathrm{I}_{\mathrm{C} 1}=285 \mathrm{~A} \\ \mathrm{I}_{\mathrm{C} 2}=277 \mathrm{~A} \\ \mathrm{I}_{\mathrm{C} 1}=228 \mathrm{~A} \\ \mathrm{I}_{\mathrm{C} 2}=220 \mathrm{~A} \end{gathered}$ |
| 5L HB NPC | $6 \mathrm{XC}=4.78 \mathrm{mF}-2.8 \mathrm{KV}$ | 112KJ | $\begin{aligned} & \mathrm{I}_{\mathrm{IC}_{1} \mathrm{X}}=392.7 \mathrm{~A} \\ & \mathrm{I}_{\mathrm{C} 2_{-} \mathrm{X}}=397.7 \mathrm{~A} \end{aligned}$ |
| 5L HB FC | $\begin{aligned} & 3 \mathrm{xC}=4.43 \mathrm{MF}-5.6 \mathrm{KV} \\ & 6 \mathrm{xC}=0.75 \mathrm{MF}-2.8 \mathrm{KV} \end{aligned}$ | 226KJ | $\begin{aligned} & \mathrm{I}_{\mathrm{C} 1 \mathrm{x}}=404 \mathrm{~A} \\ & \mathrm{I}_{\mathrm{C} 2 \mathrm{x}}=404 \mathrm{~A} \\ & \mathrm{I}_{\mathrm{CA}}=235 \mathrm{~A} \end{aligned}$ |
| 5L HB NPP | $6 \mathrm{XC}=4.78 \mathrm{mF}-2.8 \mathrm{KV}$ | 112KJ | $\begin{aligned} & \mathrm{I}_{\mathrm{Cl}_{1} \mathrm{x}}=392.7 \mathrm{~A} \\ & \mathrm{I}_{\mathrm{C} 2 \mathrm{x}}=397.7 \mathrm{~A} \\ & \hline \hline \end{aligned}$ |

## IX. Other Characteristics

As explained in section II.G, other relevant characteristics need to be considered in order to complete a proper comparison of the six studied topologies.

## A. Capacitors / Stored Energy

Considering the particularities of each topology, the required capacity and the more relevant figures for each capacitor is calculated by simulation defining a $10 \%$ peak to peak voltage ripple of its average voltage operation. Table IV serves for each topology, the count of capacitors and their values in terms of capacity and voltage, the amount of total energy stored and the RMS current of each capacitor.

As an overview, it can be noticed that HB topologies store higher energy than their equivalent topologies with single DC buses. Besides this, the FC topologies require the highest energy storage for both HB and single DC bus topologies. It has to be remarked that the topology requiring the least energy storage is the 3L NPC. Finally, the RMS values of current are reasonably aligned with the stored energies.

## B. Number of Semiconductors

Furthermore, Table V serves the semiconductor count for each topology. It is found that the topologies that require the least number of semiconductors are the FC topologies.

Moreover, the 5L SMC and 5L HB NPP topologies require the highest number. It is important also to remark that only FC topologies and 5L HB NPC topology do not need series connection of IGBTs, a technological requirement which impose additional efforts for the arrangement and control of the semiconductors.

Table V
NUMBER OF REQUIRED SEMICONDUCTORS FOR EACH TOPOLOGY

| TOPOLOGY | TOTAL No ${ }^{\circ}$ OF <br> SWITCHES | $\mathbf{N}^{\circ}$ OF <br> IGBTs | $\mathbf{N}^{\circ}$ OF <br> DIODES | COUPLES OF IGBTs <br> /DIODES IN SERIES |
| :---: | :---: | :---: | :---: | :---: |
|  | 60 | 24 | 36 | $12 / 18$ |
| 5L FC | 48 | 24 | 24 | 0 |
| 5L SMC | 72 | 36 | 36 | $12 / 12$ |
| 5L HB NPC | 60 | 24 | 36 | 0 |
| 5L HB FC | 48 | 24 | 24 | 0 |
| 5L HB NPP | 72 | 36 | 36 | $12 / 12$ |

## C. Semiconductor Power Losses Distribution

For simplicity in the exposition, Fig. 17 only shows the temperature distribution of the semiconductors, of the 3L NPC, 5L SMC and 5L FC topologies at three different switching frequencies $(600 \mathrm{~Hz}, 1 \mathrm{kHz}$ and 1.4 kHz$)$, as each of them is coupled with the remaining other three topologies. Moreover, only representative semiconductors of each converter are illustrated, as they provide by symmetry the information for the rest of semiconductors.

From Fig. 17, it is found that the FC topology presents the most balanced temperature distribution. Consequently, the best semiconductor utilization is achieved by this converter. In the rest of topologies, the power losses and therefore the temperature distribution is focused on specific semiconductors according to the operating conditions. In the considered conditions of this paper, the outer transistors $\left(\mathrm{T}_{1}\right)$ of the NPC topologies are the most critical ones, whereas, the serialized outer semiconductors ( $\mathrm{T}_{1_{-} \mathrm{L}}$ ) result to be the most critical ones in the SMC topologies.
 topologies with IGBT1 at $I_{p h, r m s, ~}=707.1 \mathrm{~A}\left(f_{o}=60 \mathrm{~Hz}, m_{a}=1.15, \cos \phi=0.85\right.$, $V_{c e, s w}=2.8 \mathrm{kV}, t_{o n_{-} o f_{-} \min }=30 \mu \mathrm{~s}$ and $t_{D T}=20 \mu \mathrm{~s}$ ). (a) 3 L NPC , (b) $5 \mathrm{~L} \mathrm{SMC}, \mathrm{(c)}$ 5 L FC. Three $f_{s w}$ values: 600 Hz (blue), 1 kHz (red) and 1.4 kHz (green).

## X. COMPARISON AND DISCUSSION

Once the most important characteristics for each topology are obtained, the comparison among them can be carried out. The versatility of the characteristics obtained by means of this procedure allows performing easily such comparisons, focusing the priority on different criteria (linked by the $f_{s w}$ ) such as maximization of the output power/current, voltage quality, efficiency, etc. Here next, two comparison examples are shown, both of the possible operating points of a MV power converter.

$$
\begin{aligned}
& \text { A. Topologies Comparison at } I_{p h, r m s, ~}=620 \mathrm{~A}\left(P_{c}=6 \mathrm{MW}\right. \text { at } \\
& \left.V_{l l . r m s, 1}=6.6 \mathrm{kV}\right), I G B T 2
\end{aligned}
$$

The first comparison criterion is set to obtain an output current of $I_{p h, r m s, ~}=620 \mathrm{~A}$, which corresponds to an output power of $P_{c}=6 \mathrm{MW}$ at a motor phase to phase voltage of $V_{\text {ll. } . \text { ms }, l}=6.6 \mathrm{kV}$. In this case, the comparison is performed with IGBT2. Table VI summarizes the obtained data, together with other relevant data for the comparison among topologies, such as the number of semiconductors, capacitors (normalized at 2.8 kV capacitors), etc.

First, the maximum operating switching frequency at $I_{p h, r m s, l}=620 \mathrm{~A}$ for each topology is obtained from Fig. 10, which means selecting the $f_{s w}$ that suits the operation of the most restrictive semiconductor for each topology at $T_{j, \text { max }}=110^{\circ} \mathrm{C}$ with the cited current point. Then, with the obtained $f_{s w}$ values, the maximum attainable voltage $V_{l l, r m s, l}$ for each topology is obtained. Subsequently, with the same $f_{s w}$ values the $T H D v$ and $W T H D v$ data for each topology can be obtained from Fig. 7 and Fig. 8.
It can be noticed that the maximum operating $f_{s w}$ is reached by the 5L SMC and 5L HB NPP topologies $(1.8 \mathrm{kHz})$ allowing to obtain the best $W T H D v$ values $(0.62 \%$ and $0.57 \%$ ). In addition, compared with the other studied topologies, they present a medium capacitor requirement in terms of stored energy and number of capacitors. However, this good performance is achieved thanks to the use of the highest number of IGBTs compared with the other topologies, with the additional need of IGBTs series connection.
The worst performance in terms of $W T H D v$ is provided by the 3L NPC and 5L HB NPC topologies ( $2.1 \%$ and $1.72 \%$ respectively), although their requirement in terms of stored energy, number of capacitors and number of controlled semiconductors can be considered as its mayor advantage; however, the 3L NPC requires semiconductors series connection. The FC topologies provide an average performance in terms of voltage WTHD with the smallest total amount of semiconductors, but with the highest requirements in terms of stored energy and number of capacitors.

In terms of converter efficiency, the NPC topologies show the best performances although the difference is not very significant.

## B. Topologies Comparison at $f_{s w}=1000 \mathrm{~Hz}$, IGBT1

In an alternative way, the results obtained by the application of the procedure can be compared, for instance,
at equal $f_{s w}$ conditions. Table VII shows the obtained results at $f_{s w}=1000 \mathrm{~Hz}$ with IGBT1.

In this case again, the maximum output power and current (SOA limit) is provided by the 5L SMC and 5L HB NPP topologies. However, under these circumstances, they do not provide the best $W T H D v$ performances; it is the FC topologies that offer the best $W T H D v$ ratios at equal $f_{s w}$, although they serve less output power and currents than the other topologies. In terms of output power and current, the NPC topologies are an intermediate option with the worst voltage $W T H D$ ratios.

Concerning the rest of the characteristics (semiconductor count, energy stored in capacitor, efficiency, etc.), the same comments as in the previous comparison apply (see Table VI and subsection X.A).

## C. Discussion

According to the brief comparisons of the previous sections, the 5L SMC and 5L HB NPP topologies allow maximizing the achievable output power, with reasonably good voltage $W T H D$ s, number of capacitors and stored energy in capacitors. On the contrary, they get these good results thanks to the need of higher number of semiconductors and the need of their serialization. Afterwards, the NPC and FC topologies can achieve comparable output powers and $W T H D v$ performances, choosing the appropriate $f_{s w}$ for each topology. The FC topologies require the lowest amount of semiconductors but with the higher amount of capacitors and their corresponding stored energy. The NPC topologies require higher number of diodes rather than FC topologies but lower capacitors requirements.

Other kind of comparisons can be performed from the topologies characteristics obtained by the presented procedure (constant $W T H D v$, constant efficiency, etc.). Nevertheless, this information helps to clearly compare certain properties of several solutions for a certain application. To make a deeper comparison, this information must be complemented with other more ambiguous, but relevant technical and commercial factors that can help the designer to select one or other solution according to its preferences and restrictions such as:

- Total DC bus voltage ( 11.2 kV against 5.6 kV ).
- Transformer characteristics and requirements (single winding or multi-winding).
- Diode Front End (DFE) and Active Front End (AFE) possible solutions.
- Semiconductors/heat-sinks isolation required strategy.
- Modulation and capacitors voltage balancing complexity.
- Auxiliary systems and needs (drivers, power supplies, pre-charging and discharging circuits, breaking choppers, output filters, etc.).
- Patented topologies.
- Etc.

TABLE VI
TOPOLOGIES OPERATION VALUES AT $I_{p h, r m s, ~}=620 \mathrm{~A}\left(P_{c}=6 \mathrm{MW}\right.$ AT $V_{l l, r m s . I}=6.6 \mathrm{KV}$ ) wITH IGBT2

|  | $\begin{gathered} \text { 3L } \\ \text { NPC } \end{gathered}$ | $\begin{aligned} & \text { 5L } \\ & \mathrm{FC} \end{aligned}$ | $\begin{gathered} \text { 5L } \\ \text { SMC } \end{gathered}$ | $\begin{gathered} \text { 5L HB } \\ \text { NPC } \end{gathered}$ | $\begin{gathered} \hline \text { 5L HB } \\ \text { FC } \end{gathered}$ | $\begin{gathered} \text { 5L HB } \\ \text { NPP } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\boldsymbol{f}_{\text {sw }}(\mathrm{Hz})$ | 850 | 700 | 1800 | 850 | 700 | 1800 |
| $V_{l l, r m s, l}(\mathbf{V})$ | 7330 | 7350 | 7200 | 7330 | 7370 | 7200 |
| $\boldsymbol{P}_{c}$ (MW) | 6.65 | 6.93 | 6.68 | 6.65 | 6.93 | 6.68 |
| THD (\%) | 30.9 | 24.35 | 27.53 | 26.8 | 26.1 | 28.3 |
| WTHD (\%) | 2.1 | 1.33 | 0.62 | 1.72 | 1.15 | 0.57 |
| $\boldsymbol{f}_{\text {Icb }}(\mathrm{Hz})$ | 850 | 2800 | 3600 | 1700 | 2800 | 3600 |
| ${ }^{\circ}$ IGBTs | 24 | 24 | 36 | 24 | 24 | 36 |
| No Diodes | 36 | 24 | 36 | 36 | 24 | 36 |
| Series Connect. | Yes | No | Yes | No | No | Yes |
| $\mathrm{N}^{\circ} \mathrm{Cs}(\mathbf{2 . 8 K V})$ | 4 | 22 | 10 | 6 | 12 | 6 |
| Cs Energy (KJ) | 30 | 176 | 93 | 112 | 226 | 111 |
| Efficiency (\%) | 99.15 | 98.91 | 98.65 | 99.15 | 98.91 | 98.65 |

Table VII
TOPOLOGIES OPERATION VALUES AT $f_{s w}=1 \mathrm{KHz}$ WITH IGBT1

|  | $\begin{gathered} \text { 3L } \\ \text { NPC } \end{gathered}$ | $\begin{aligned} & \text { 5L } \\ & \text { FC } \end{aligned}$ | $\begin{gathered} \text { 5L } \\ \text { SMC } \end{gathered}$ | $\begin{gathered} \text { 5L HB } \\ \text { NPC } \end{gathered}$ | $\begin{gathered} \text { 5L HB } \\ \text { FC } \end{gathered}$ | $\begin{gathered} \text { 5L HB } \\ \text { NPP } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\boldsymbol{I}_{\text {ph,rms }, 1}$ (A) | 612 | 538 | 707 | 612 | 538 | 707 |
| $V_{l, r m s, 1}(\mathrm{~V})$ | 7333 | 7208 | 7381 | 7324 | 7212 | 7324 |
| $P_{c}$ (MW) | 6.61 | 5.71 | 7.68 | 6.61 | 5.71 | 7.62 |
| THD (\%) | 30.59 | 26.34 | 24.21 | 25.73 | 27.83 | 25.73 |
| WTHD (\%) | 1.50 | 0.73 | 0.98 | 1.13 | 0.71 | 1.13 |
| $\boldsymbol{f}_{\text {lcb }}(\mathrm{Hz})$ | 1000 | 4000 | 2000 | 2000 | 4000 | 2000 |
| Efficiency (\%) | 99.10 | 98.62 | 98.91 | 99.10 | 98.62 | 98.91 |

Furthermore, the application of this procedure can be easily extended to other existing topologies and semiconductors ratings providing a more rich comparison.

## XI. CONCLUSIONS

The comparison procedure presented and evaluated in this paper, has been demonstrated as a useful and powerful tool that helps to quantify the advantages and disadvantages of different converter topologies for a specific application. Despite the fact that the procedure has been applied to a specific drive application, it can also be useful for a wide range of comparison frameworks, for instance:

- Comparison of the most suitable application (reactive power compensation, generation, drive, HVDC, etc.), for a specific converter topology and semiconductor.
- Comparison of the most suitable semiconductor (IGCTs, IGBTs, etc.), for a specific converter topology operating at one or different applications.
- Etc.

Apart from these potential possibilities of comparison, the procedure itself permits to reveal intrinsic characteristics of the semiconductors, topologies and applications studied. For example:

- Which semiconductor rating is better suited to operate at lower or higher switching frequencies.
- The ingeniousness of some topologies looking for power losses reduction and therefore increase of
maximum achievable output current, as done in 5 L SMC or 5L HB NPP topologies by using the series connection of IGBTs.
- The equivalence and exactly equal behavior in terms of maximum achievable output current of different converter topologies: 5L FC and 5L HB FC, 5L SMC and 5L HB NPP, and 3L NPC and 5L HB NPC couples.
- In an specific operation, for a given converter topology, which are the operating points that produce higher power losses in terms of modulation index, output current, power factor, etc..., i.e. which are the most restrictive points and semiconductors.
- Etc.

Finally, it can be concluded that the research work presented, apart from the already mentioned benefits, allows also converter or semiconductor manufacturers to have a wider perspective about the capacity and possibilities of their products, as well as to help in the decision for their newer products tendencies, providing a more efficient response to their clients.

## XII. References

[1] J. Rodriguez, S. Bernet, P. K. Steimer, and I. E. Lizama, "A Survey on Neutral-Point-Clamped Inverters," IEEE Transactions on Industrial Electronics, vol. 57, pp. 2219-2230, 2010.
[2] S. Kouro, M. Malinowski, K. Gopakumar, G. Franquelo, J. Pou, J. Rodriguez, B. Wu, and A. Perez, "Recent Advances and Industrial Applications of Multilevel Converters," IEEE Transactions on Industrial Electronics, vol. PP, pp. 1-1, 2010.
[3] J. M. Carrasco, L. G. Franquelo, J. T. Bialasiewicz, E. Galvan, R. C. P. Guisado, M. A. M. Prats, J. I. Leon, and N. MorenoAlfonso, "Power-Electronic Systems for the Grid Integration of Renewable Energy Sources: A Survey," IEEE Transactions on Industrial Electronics, vol. 53, pp. 1002-1016, 2006.
[4] J. A. Barrena, L. Marroyo, M. A. R. Vidal, and J. R. T. Apraiz, "Individual Voltage Balancing Strategy for PWM Cascaded HBridge Converter-Based STATCOM," IEEE Transactions on Industrial Electronics, vol. 55, pp. 21-29, 2008.
[5] M. Liserre, R. Cardenas-Dobson, M. Molinas, and J. Rodriguez, "Overview of Multi-MW wind turbines and wind parks," IEEE Transactions on Industrial Electronics, vol. PP, pp. 1-1, 2011.
[6] J. Rodriguez, S. Bernet, B. Wu, J. O. Pontt, and S. Kouro, "Multilevel Voltage-Source-Converter Topologies for Industrial Medium-Voltage Drives," IEEE Transactions on Industrial Electronics, vol. 54, pp. 2930-2945, 2007.
[7] B. K. Bose, "Power Electronics and Motor Drives Recent Progress and Perspective," IEEE Transactions on Industrial Electronics, vol. 56, pp. 581-588, 2009.
[8] S. Dieckerhoff, S. Bernet, and D. Krug, "Power loss-oriented evaluation of high voltage IGBTs and multilevel converters in transformerless traction applications," IEEE Transactions on Power Electronics, vol. 20, pp. 1328-1336, 2005.
[9] M. Rahimo, A. Kopta, S. Eicher, N. Kaminski, F. Bauer, U. Schlapbach, and S. Linder, "Extending the boundary limits of high voltage IGBTs and diodes to above $8 \mathrm{kV}, "$ in Proceedings of the 14th International Symposium on Power Semiconductor Devices and ICs (ISPSD 2002), 2002, pp. 41-44.
[10] M. Rahimo and S. Klaka, "High voltage semiconductor technologies," in 13th European Conference on Power Electronics and Applications (EPE '09), 2009, pp. 1-10.
[11] S. Bernet, E. Carroll, P. Streit, O. Apeldoorn, P. Steimer, and S. Tschirley, "10 kV IGCTs," IEEE Industry Applications Magazine, vol. 11, pp. 53-61, 2005.

12] J. Biela, M. Schweizer, S. Waffler, and J. W. Kolar, "SiC versus Si-Evaluation of Potentials for Performance Improvement of Inverter and DC-DC Converter Systems by SiC Power Semiconductors," IEEE Transactions on Industrial Electronics, vol. 58, pp. 2872-2882, 2011.
[13] S. Hadlington, "Hot rocks [single crystal diamond for power semiconductor devices]," IEE Review, vol. 51, pp. 30-33, 2005
[14] L. Jih-Sheng and P. Fang Zheng, "Multilevel converters-a new breed of power converters," IEEE Transactions on Industry Applications, vol. 32, pp. 509-517, 1996.
[15] L. G. Franquelo, J. Rodriguez, J. I. Leon, S. Kouro, R. Portillo, and M. A. M. Prats, "The Age of Multilevel Converters Arrives," IEEE Industrial Electronics Magazine, vol. 2, pp. 2839, Jun. 2008.
[16] A. Nabae, I. Takahashi, and H. Akagi, "A New Neutral-PointClamped PWM Inverter," IEEE Transactions on Industry Applications, vol. IA-17, pp. 518-523, 1981.
[17] T. A. Meynard and H. Foch, "Multi-level conversion: high voltage choppers and voltage-source inverters," in 23rd Annual IEEE Power Electronics Specialists Conference (PESC '92), 1992, pp. 397-403 vol.1.
[18] T. A. Meynard, H. Foch, F. Forest, C. Turpin, F. Richardeau, L. Delmas, G. Gateau, and E. Lefeuvre, "Multicell converters: derived topologies," IEEE Transactions on Industrial Electronics, vol. 49, pp. 978-987, 2002.
[19] M. Hiller, D. Krug, R. Sommer, and S. Rohner, "A new highly modular medium voltage converter topology for industrial drive applications," in 13th European Conference on Power Electronics and Applications (EPE '09) 2009, pp. 1-10.
[20] T. Chaudhuri, A. Rufer, and P. K. Steimer, "The Common Cross-Connected Stage for the 5L ANPC Medium Voltage Multilevel Inverter," IEEE Transactions on Industrial Electronics, vol. 57, pp. 2279-2286, 2010.
[21] S. S. Fazel, S. Bernet, D. Krug, and K. Jalili, "Design and Comparison of 4-kV Neutral-Point-Clamped, FlyingCapacitor, and Series-Connected H-Bridge Multilevel Converters," IEEE Transactions on Industry Applications, vol. 43, pp. 1032-1040, 2007.
[22] D. Krug, S. Bernet, S. S. Fazel, K. Jalili, and M. Malinowski, "Comparison of $2.3-\mathrm{kV}$ Medium-Voltage Multilevel Converters for Industrial Medium-Voltage Drives," IEEE Transactions on Industrial Electronics, vol. 54, pp. 2979-2992, 2007.
[23] J. A. Sayago, T. Bruckner, and S. Bernet, "How to Select the System Voltage of MV Drives - A Comparison of Semiconductor Expenses," IEEE Transactions on Industrial Electronics, vol. 55, pp. 3381-3390, 2008.
[24] D. A. B. Zambra, C. Rech, and J. R. Pinheiro, "Comparison of Neutral-Point-Clamped, Symmetrical, and Hybrid Asymmetrical Multilevel Inverters," IEEE Transactions on Industrial Electronics, vol. 57, pp. 2297-2306, 2010.
[25] J. W. Kollar, J. Biela, S. Waffler, T. Friedli, and U. Badstuebner, "Performance Trends and Limitations of Power Electronic Systems," in 6th International Conference on Integrated Power Electronics Systems (CIPS 2010), 2010.
[26] D. G. Holmes and T. A. Lipo, Pulse Width Modulation for Power Converters (Principles and Practice), 2003.
[27] R. S. Kanchan, P. N. Tekwani, and K. Gopakumar, "ThreeLevel Inverter Scheme With Common Mode Voltage Elimination and DC Link Capacitor Voltage Balancing for an Open-End Winding Induction Motor Drive," IEEE Transactions on Power Electronics, vol. 21, pp. 1676-1683, 2006.
[28] Z. Dongsheng and D. G. Rouaud, "Dead-time effect and compensations of three-level neutral point clamp inverters for high-performance drive applications," IEEE Transactions on Power Electronics, vol. 14, pp. 782-788, 1999. F. Blaabjerg, U. Jaeger, and S. Munk-Nielsen, "Power losses in PWM-VSI inverter using NPT or PT IGBT devices," IEEE Transactions on Power Electronics, vol. 10, pp. 358-367, 1995.

30] S. Alvarez and P. Ladoux, "Universal power losses estimator for low voltage IGCTs switching cells," in European Conference on Power Electronics and Applications (EPE'05), 2005, pp. 5-13.
[31] T. Bruckner and S. Bernet, "Estimation and Measurement of Junction Temperatures in a Three-Level Voltage Source Converter," IEEE Transactions on Power Electronics, vol. 22, pp. 3-12, 2007.
F. J. T. E. Ferreira, J. A. C. Fong, and A. T. de Almeida, "Ecoanalysis of Variable-Speed Drives for Flow Regulation in Pumping Systems," IEEE Transactions on Industrial Electronics, vol. 58, pp. 2117-2125, 2011.
[33] I. Etxeberria-Otadui, A. Lopez-de-Heredia, J. San-Sebastian, H. Gaztanaga, U. Viscarret, and M. Caballero, "Analysis of a H-NPC topology for an AC traction front-end converter," in 13th Power Electronics and Motion Control Conference (EPEPEMC 2008), 2008, pp. 1555-1561.
[34] A. Ruderman and B. Reznikov, "Three-level H-bridge flying capacitor converter voltage balance dynamics analysis," in 13th European Conference on Power Electronics and Applications (EPE '09) 2009, pp. 1-10.
V. Guennegues, B. Gollentz, F. Meibody-Tabar, S. Rael, and L. Leclere, "A converter topology for high speed motor drive applications," in 13th European Conference on Power Electronics and Applications (EPE '09), 2009, pp. 1-8.


Alain Sanchez-Ruiz (S'10) was born in Barakaldo, Spain, in 1985. He received the B.S. and M.S. degrees in Electronics Engineering from the University of Mondragon, Spain, in 2006 and 2009, respectively. He is currently working toward the Ph.D. degree at the University of Mondragon, Spain.

His main research interests include multilevel topologies, modulation techniques and motor drives.


Mikel Mazuela (S'11) was born in Irun, Spain, in 1986. He received the B.S. and M.S. degrees in Electronics Engineering from the University of Mondragon, Spain, in 2007 and 2010, respectively. He is currently working toward the Ph.D. degree at the University of Mondragon, Spain.

His main research interests include multilevel topologies, modulation techniques and motor drives.


Silverio Alvarez was born in Vitoria - Spain in 1974. He received the M.S. degree from the ENSEEIHT, Toulouse, France, in 1999. He worked as lecturer and associate researcher at the University of Mondragón-Spain from 1999 to 2004. Later, after one-year internship at the ABB Corporate Research Center in Baden-Dattwil Switzerland, he finished and obtained the Electrical Engineering PhD degree from the Institut National Polytechnique de Toulouse in 2005. In September 2005 he joined Ingeteam Technology where he worked as Medium Voltage Drives product manager and he is currently R\&D manager in Power Electronics.

His main research interests include the design and development of High Power / Medium Voltage and High Efficiency Power Converters.


Gonzalo Abad (M'07) was born in Bergara, Spain, on October 11, 1976. He received a degree in Electrical Engineering from the University of Mondragon, Spain, in 2000, the M.Sc. degree in Advanced Control from the University of Manchester, U.K., in 2001 and the Ph.D. degree in Electrical engineering from the University of Mondragon, Spain, in 2008.

He joined the Electronics Department of the University of Mondragon, in 2001 and is currently an Associate Professor. He teaches courses in power electronics, power converters, control and robotics.

His main research interests include renewable energies, power conversion and motor drives. He has published several papers in the areas of wind power generation, multilevel power converters and direct torque control of AC drives. He has participated in different industrial projects related to these fields.


Igor Baraia was born in Durango, Spain, on September 6, 1980. He received a degree in Electrical Engineering from the University of Mondragon, Spain, in 2004 and the Ph.D. degree in Electrical engineering from the University of Mondragon, Spain, in 2009.

He joined the Electronics Department of the University of Mondragon, in 2009 and is currently an Associate Professor. He teaches courses in power electronics and power converters.
His main research interests include power semiconductor devices and power converters. He has published several papers in the areas of series connection of IGBT/Diode devices and multilevel power converters. He has participated in different industrial projects related to these fields.

